# Flag Operations

# STC – Set Carry Flag

Example: STC

This instruction is used to set the carry flag.

Mnemonic: STC OF DF ZF U CF

Operation: CF = 1

Addressing Mode: Implied addressing mode

Flags: Except carry flag no other flags are affected.

## CLC – Clear Carry Flag

Mnemonic: CLC

Example: CLC

> OF DF

TF SF ZF U

AF

U

PF

This instruction is used to clear the carry flag.

Operation: CF = 0

Addressing Mode: Implied addressing mode

Flags: Except carry flag no other flags are affected.

Example: CMC CMC – Complement Carry Flag

This instruction is used to complement the carry flag.

DF OF SF ZF U AF Ü PF Mnemonic: CMC

Operation : CF = CF

If CF = 0 then after execution of CMC instruction CF = 1

If CF = 1 then after execution of CMC instruction CF = 0

Addressing Mode: Implied addressing mode

Flags: Except carry flag no other flags are affected.



CF

# STD - Set Direction Flag

- This instruction is used to set the direction flag.
- DF flag is used in string instruction.
- If DF= 1 then in case of string instructions SI and DI automatically decremented.

Example: STD

Mnemonic: STD

Operation: DF = 1

SF ZF AF PF U OF DF TF U CF

Addressing Mode: Implied addressing mode

Flags: Except Direction flag no other flags are affected.

## CTD - Clear Direction Flag

- This instruction is used to clear the direction flag.
- DF flag is used in string instruction.
- If DF= 0 then in case of string instructions SI and DI automatically incremented.

Example: CTD 0 SF ZF AF PF OF DF TF U

Operation: DF = 0

Mnemonic: CTD

Addressing Mode: Implied addressing mode

Flags: Except Direction flag no other flags are affected.

# STI – Set Interrupt Enable Flag

- This instruction sets the interrupt flag to 1.
- This enables INTR interrupt of the 8086.

Example: STI

Mnemonic: STI

ZF DF SF

Operation: IF = 1


## CLI - Clear Interrupt Enable Flag

- > This instruction resets the interrupt flag to zero.
- ➤ If the interrupt flag is reset, the 8086 will not respond to an interrupt signal on its INTR input.

Example: STI

Mnemonic: CTI

Operation: IF = 0



Addressing Mode: Implied addressing mode

Flags: Except Interrupt flag no other flags are affected.

## **No Operations**

### NOP - No Operation

Example: NOP

- > The execution of this instruction causes the CPU to do nothing.
- This instruction uses three clock cycles and increments the instruction pointer to point to the next instruction.
- It can be used to increase the delay of delay loop.

Mnemonic: NOP

Operation: Do nothing

Addressing Mode: Implied addressing mode

Flags: Dose not affect any flag.

# **External synchronization**

## HALT - Halt until interrupt or reset

- The HLT instruction will cause the 8086 to stop fetching and executing instructions. The 8086 enters into a halt state. To come out of the halt state, there are 3 ways given below.
  - (i) Interrupt signal on INTR pin
  - (ii) Interrupt signal on NMI pin
  - (iii) Reset signal on reset pin
- It may be used as an alternative to an endless software loop in situations where a program must wait for an interrupt

Mnemonic: HLT

Addressing Mode: Implied addressing mode

Flags: Dose not affect any flag.



# WAIT - Wait for test pin active

When this instruction executes, the 8086 enters on idle condition in which it is doing no processing.

- The 8086 will stay in this idle state until 8086 TEST input pin is made low or on interrupt signal is received on the INTR or NMI interrupt pins.
- If a valid interrupt occurs while the 8086 is in the idle state, the 8086 will return to idle state after the interrupt service procedure executes.
- It is used to synchronize the 8086 with external hardware. Such as 8087 math processor.


Mnemonic: WAIT

Addressing Mode: Implied addressing mode

Flags: Dose not affect any flag.


	3. ESC – Escape to external processor		
Mnemonic	ESC external – opcode, source.		
Operation	<ul> <li>This instruction is used to pass instruction to a coprocessor, such as 8087 math co-processor which shares the address and data bus with on 8086.</li> <li>The instruction for the Coprocessor are represented by a 6 bit code embedded in the escape instruction.</li> <li>When the 8086 fetches on ESC instruction, the coprocessor decodes the instruction and carries out the action specified by the 6 bit code specified in the instruction.</li> <li>In most cases 8086 treats the ESC instruction as a NOP in some cases 8086 will access a data item in memory for co-processor.</li> </ul>		

Mnemonic			
Operation			
	<ul> <li>Lock prefix allows a microprocessor to make sure that another processor does not take control of the system bus.</li> <li>While it is in the middle of a critical instruction which uses the system bus when an instruction with lock prefix executes the 8086 will assert its bus lock signal output. This signal is connected to an external bus controller, which then prevents any other processor from taking over the system bus.</li> </ul>		
xample	LOCK XCHG SEMAPHORE, AL. The XCHG instruction requires two bus accesses. The lock prefix prevents another processor from taking control of system bus between two accesses.		



# Block Exchange without string instruction

WAP to exchange 05 data bytes present at two memory blocks 1000 and 2000 onwards respectively without using string instructions



Mov content of SI in AL & content of DI in AH

AL = 01 & AH = 05

Exchange the content of AL and AH

AL = 05 & AH = 01

Store the exchanged value into the blocks

Increment SI and and DI by 1 to point next memory location

# Immediate addressing mode (Data in Instruction)

In immediate addressing mode the data to be used is immediately given in the instruction.

## Example:

MOV CL, 02 H 02 (8 bit data) is transfer into reg. CL

2005 (16 bit data) is transfer into reg. CX in following manner: MOV CX, 2005 H ----




# Register addressing mode (Data in register)

In register addressing mode data to be operand is in general purpose register

# Example:


→ Content (16 bit data) of reg. BX is transferred into reg. CX



# 3. Direct addressing mode (Address in Instruction)

In direct addressing mode operand is given by a direct address where the data is present.

Anything in [] refers address



. 0001	0000	1A
	0001	08

DS


- 1	0000	14	l '
	0001	08	
ĺ			
→	2000	04	
	2001	05	
	2002	06	

FFFF

### Note:


- Data is always refer from data segment (DS)
- DS has starting address
- From 0000 to FFFF these are the offset BIU section of 8086 generate 20 bit physical address using following formula:

PA = Seg address \* 10 h + offset



#### 1. NOT: Destination

This instruction forms the 1's complement of destination and result stores into destination Before Execution CL= 88 h 0 1 0 0 Mnemonic: NOT destination Operation: After Execution CL= 77 h Destination **Destination** ← 1 1 0 MOVE CL, 01h Example: NOT CL 2. AND: Destination, Source MOV CL, 35 h This instruction is used to logically AND's the content of AND CL, FO h source with destination and result will store into the destination Mnemonic: AND destination, Source 0 0 1 1 0 1 0 1 Operation: Clear Lower 0 0 0 0 Destination ← Destination ∧ Source 1 1 1 1 Example: AND BL, CL 0 0 1 1 0 0 0 0 Anything AND with 0 will become 0 0 0 0 (1) 0 0 Anything AND with 1 will remains same NOTE: data is always starts with number 0 0 MOV CL, 35 h (1) 1 1 AND CL, 0F0 h 2. OR: Destination, Source MOV CL, 35 h This instruction is used to logically OR's the content of source with destination and result will store into the destination OR CL, OF h Mnemonic: OR destination, Source 0 0 1 1 Operation: Set Low Nibble Destination  $\longleftarrow$  Destination  $\bigvee$  Source 0 0 0 0 1 1 1 1 Example: OR BL, CL 0 0 1 1 1 1 1 1 X Anything OR with 0 will remains same 0 0 0 \1 0 1 Anything AND with 1 will become 1 (0) 1 1 1 1/ 1 2. XOR: Destination, Source MOV CL, 35 h This instruction is used to logically OR's the content of source with destination and result will store into the destination XOR CL, OF h Mnemonic: XOR destination , Source 0 0 1 1 0 1 0 1 Operation: Complement Lower Nibble Destination Source Destination + 0 0 0 0 1 1 1 1 Example: OR BL, CL 0 0 1 1 1 0 1 0 X Anything XOR with 0 will remains same 0 0 0 0 1/ 1 Anything XOR with 1 will give complement 0 1 1/ 0



#### **Prefix used with string instructions:**

- 1. REP Repeat
- 2. REPE Repeat if equal
- 3. REPNE Repeat if not equal

MOVS B/W/D: This instruction is used to transfer the contents of source to destination.

Operation: ES: [DI] ← DS: [SI]

Types:

1. MOVSB : Moves 8 bit content of source to destination : SI = SI +1 and DI = DI +1 if DF =0 SI = SI -1 and DI = DI -1 if DF =1

2. MOVSW : Moves 16 bit content of source to destination : SI = SI +2 and DI = DI +2 if DF =0 3. MOVSD: Moves 32 bit content of source to destination: SI = SI +4 and DI = DI +4 if DF =0 SI = SI - 4 and DI = DI - 4 if DF =1

LODS B/W/D:

This instruction is used to load string byte into AL and string word into AX register. This instruction copies a byte or word from a string location pointed by SI into the AL/AX register.

Operation: AL ← DS: [SI]

Types:

1. LODSB : Load 8 bit content of AL from source : SI = SI +1 if DF =0

AL ← DS: [SI] SI = SI -1 if DF =1 2. LODSW: Load 16 bit content of AX from source: Si = Si +2 if DF =0 SI = SI - 2 If DF =1 AX C DS: [SI] 3. LODSD : Load 32 bit content of EAX from source : SI = SI +4 If DF =0

EAX ← DS: [SI] (80386)

#### STOS B/W/D:

This instruction is used to load string byte from AL and string word from AX register. This instruction copies a byte or word from a AL/AX reg into string location pointed by DI in extra segment.
Operation: AL → ES: [DI]

SI = SI - 4 If DF =1

Types:

1. STOSB : Store 8 bit content of AL into destination : DI = DI + 1 if DF =0 AL → ES: [DI] 2. STOSW : Store 16 bit content of AX into destination : DI = DI + 2 if DF =0 DI = DI - 2 If DF =1 AX → ES: [DI]

3. STOSD : Store 32 bit content of EAX into destination : DI = DI + 4 if DF = 0DI = DI - 4 If DF =1 EAX → DS: [DI] (80386)



CMPS B/W/D: This instruction is used to compare a byte/word into source string of DS pointed by SI with a byte/word pointed by DI in ES.

Operation: Compare DS:[SI] with ES: [DI]

Types:

1. CMPSB: Compare 8 bit content of source with destination : SI = SI +1 and DI = DI +1 if DF =0 SI = SI -1 and DI = DI - 1 if DF =1

2. CMPSW: Compare 16 bit content of source with destination: SI = SI + 1 and DI = DI + 1 if DF = 0SI = SI -1 and DI = DI - 1 if DF =1

3. CMPSD : Compare 32 bit content of source with destination : SI = SI + 1 and DI = DI + 1 if DF = 0SI = SI -1 and DI = DI - 1 if DF =1

# CMPS B/W/D:

This instruction is used to compare a byte/word into source string of DS pointed by SI with a byte/word pointed by DI in ES.

Operation: Compare DS:[SI] with ES: [DI]

### Types:

- 1. CMPSB: Compare 8 bit content of source with destination : SI = SI +1 and DI = DI + 1 if DF =0
  SI = SI -1 and DI = DI 1 if DF =1
- 2. CMPSW: Compare 16 bit content of source with destination: SI = SI +1 and DI = DI +1 if DF =0
  SI = SI -1 and DI = DI -1 if DF =1
- 3. CMPSD : Compare 32 bit content of source with destination : SI = SI +1 and DI = DI +1 if DF =0

  SI = SI -1 and DI = DI -1 if DF =1

# SCAS B/W/D:

This instruction is used to compare a byte/word into AL/AX with a byte pointed by DI in ES.

Operation: Compare AL/AX with ES: [DI]

### Types:

- 1. SCASB : Compare 8 bit content of AL with destination : DI = DI + 1 if DF = 0
  - DI = DI 1 if DF =1
- 2. SCASW : Compare 16 bit content of AX with destination : DI = DI + 2 if DF = 0

DI = DI - 2 if DF =1

3. SCASD : Compare 32 bit content of EAX with destination : DI = DI + 4 if DF = 0

DI = DI - 4 if DF =1