#### Register addressing mode (Data in register)

In register addressing mode data to be operand is in general purpose register

#### Example:



It is not possible to perform 16 bit operation with 8 bit reg or vice versa.






#### 3. Direct addressing mode


### (Address in Instruction)

In direct addressing mode operand is given by a direct address where the data is present.

Anything in [] refers address



+ CL = 04



- Data is always refer from data segment (DS)
- DS has starting address
- From 0000 to FFFF these are the offset
- BIU section of 8086 generate 20 bit physical address using following formula:

PA = Seg address \* 10 h + offset

#### <u>Direct addressing mode</u> (Address in Instruction)

In direct addressing mode operand is given by a direct address where the data is present

#### Example 2:

MOV [2000], CL-

The Content of reg. CL transfer into memory location 2000 CL → DS: [2000]. assume CL = 07

DS

<u>D2</u>		
Γ	0000	1A
	0001	08
	*	
<b></b>	2000	04- 07
	2001	05
	2002	06
	2.	
6	FFFF	

#### Note:

- Data is always refer from data segment (DS)
- DS has starting address
- From 0000 to FFFF these are the offset
- BIU section of 8086 generate 20 bit physical address using following formula:

PA = Seg address \* 10 h + offset

# 1. Immediate addressing mode (Data in Instruction)

In immediate addressing mode the data to be used is immediately given in the instruction.

### Example:

```
MOV CL, 02 H

02 (8 bit data) is transfer into reg.

CL

MOV CX, 2005

2005 (16 bit data) is transfer into reg. CX in following manner:
```

#### Direct addressing mode

### (Address in Instruction)

direct addressing mode operand is given by a direct address where the data is present

Example 3: MOV CX, [2000] ----

The Content of reg. CX transfer into memory location 2000 CX - DS: [2000]

16 bit data 1234 is stored into

12 34 MS LSB

memory locations in following manner:


AX			DS		
вх				0000	
СХ	MSB CH = 12•-	LSB CL =34 •		0001	
DX					
SI				2000	LSB
DI				2001	MS
BP				2002	В
SP			Ц		
				FFFF	

#### <u>Direct addressing mode</u>

#### (Address in Instruction)

1. Move content of 4000 th location into BL register

- 2. Move content of 5000 th location into CL register
- 3. Add contents of BL and CL
- 4. Store the result on 6000 th memory location



- 1. Mov BL, [4000]
- 2. Mov CL, [5000]
- Add BL, CL
- 4. Mov [6000], BL


4. Indirect addressing mode (Address in register)

In indirect addressing mode the instruction dose not have the address of the data to be operated on. But the instruction points where the address is stored i.e. it is indirectly specifying the address of memory location where the data is stored or is to be stored.

There are four types of indirect addressing mode:

- 1. Register Indirect (address simply given by register)
- Register relative (address in reg + relative)
- 3. Based indexed (address in base reg + index reg)
- Based relative indexed (address in base reg + index reg + relative)

### Rules related with register



10

### 1.Register Indirect addressing mode


(Address in reg)

direct addressing mode operand is given by a direct address where the data is present

Example: MOV CL,[BX] ----

The Content of memory location 4000 transfer into CL CL ← DS: [4000].

Note: Only BX register is used



MOV BX, 4000HLoad 4000 H immediate data into reg BX

MOV CL,[BX]

Now 4000 H will be treated as a memory location and content of this location will be transfer into reg. CL

Difference between direct and indirect addressing:

#### Direct addressing:

Mov BX, [4000] CL ← DS: [4000]

0000	1A
0001	08
4000	07
4001	05
4002	06
FFFF	


#### Indirect addressing:

Mov BX, 4000H → Initialisation of BX with Mov CL, [BX]

CL ← DS: [4000]

#### Advantage of Indirect addressing:

- Suppose we want to transfer 100 location from 4000 then using direct addressing mode we have to write 100 times above instruction for e.g. MOV CL,[4001] , MOV CL,[4002] and so on.
- 2. By using indirect addressing we can implement following



#### In C prog:

Arr[0] If x = a[5], x will get data at arr[5] .... If x = a[9], x will get data at arr[9] Arr[9] Direct addressing:

i = 5 x = a[i] Indirect addressing:

Register delative addressing mode Caddress in togs regt relative) -) In this made, the operand address is calculate using one of the brede registers and an 8 bit of a 16 bit distardisplacement. ex: Mov CL, [BX + Adisplacement] WON CTIEBX + OSH] note - only Bx register is used Based indexed Caddrels in base treg + index -> In this made, operand address is calculated as base register & plus on a index register and an 8 bit on a 16 bit displacement. EX : MOV CL, [BX +SI]

### 4.Based relative Index addressing mode (Address in base reg + Index + relative Index + rela

In this mode, operand address is calculated as base register plus an index register and 8 or 16 bit displacement.

This instruction moves a byte from the address pointed by BX + SI + 02 in data segment to CL.  $CL \longleftarrow DS : [2000 + SI + 02].$ 

Note: • Only BX register is used

MOV CL,[BX +SI + displacement] crement memory locations by
MOV CL,[BX + SI - displacement] themory locations by displacement

DS			
	0000	1A	
DV.	0001		
BX →	2000	08	
[			
—SI	4000	04	
	4001	05	- CL = 06
BX + SI + 02	4002	06	
	FFFF		

# 5. Implied addressing mode (Nothing is given in instruction)

In this mode, the operands are implied and are hence not specified in the instruction.

#### Example:

Operations are related with specific register


STC ----- Set carry flag


DAA — Decimal adjust after addition

- 1. <u>Immediate addressing mode</u> ( Data in Instruction)
- 2. Register addressing mode (Data in register)
- 3. <u>Direct addressing mode</u> (Address in Instruction)
- 4. <u>Indirect addressing mode</u> (Address in Register)
- 5. Implied addressing mode (Nothing is given in instruction)


## AAA (ASCII Adjust after addition)

- · Numerical data coming into a computer from a terminal through keyboard is usually in ASCII code.
- The numbers 0 to 9 are represented by ASCII codes 30H to 39H.
- The 8086 allows to add the ASCII codes for two decimal digits without masking off "3" in the upper nibble for each.
- \*After addition, AAA instruction is used to make sure that the result is the correct unpacked BCD
- \*The AAA instruction works only AL register.





### 2.2 Subtraction Group



### 2.1.1 SUB - Subtract byte or word

This instruction subtracts a number from source to number from destination and puts the result to specified destination.

Mnemonic: SUB destination, source

SUB Operand 1, Operand 2

Operation:

Destination ←	<ul> <li>Destination - Source</li> </ul>
Operand 1	Operand 1 - Operand 2

Sr. No.	Destination	Source
1	Register	Register
2	Register	Memory
3	Memory	Register
4	Register	Immediate
5	Memory	Immediate
6	Accumulator	Immediate

Flags:

All Flags affected

#### SUB register, register

- ➤ This instruction subtracts the data in registers.
- ➤ The result is stored in register.
- ➤ This instruction can be 8/16 bit.

Mnemonic: SUB register, register

Example: SUB BL, BL - CL

SUB BL, CL

Operation:

- Register - Registe

Before execution CL = 02, BL = AX

After execution CL = 04, BL = 07

Addressing mode: Register addressing mode

Flags:

All Flags affected

1.00		1
BX	05	
CX	02	
DX		
SI		1
DI		1
BP		1
SP		1

AX	
.BX	
CX	02
DX	
SI	i i
DI	
BP	
SP	

**Before Execution** 

After Execution

#### 2.2.2 SBB - Subtract with borrow

- ➤ This instruction subtracts destination operand contents , source operand contents and Carry flag content.
- > Result is stored back to destination operand.
- ➤ The source and destination can be 8/16 bit register or memory location. The source can also 8/16 bit register or memory location and immediate data.
- ▶ It is easy to perform multiple precision arithmetic by using SBB instruction.

Mnemonic: SBB destination, source

Operation:

Destination - Destination - Source - CY

Example: SBB BL,

CL

Flags:

All Flags affected

### 2.2.3 DEC - Decrement byte or word by 1

- ➤ This instruction subtracts 1 from the destination operand.
- ➤ The operand can be a register or memory location.
- ➤ The operand may be a byte or word and it is treated as an unsigned binary number.

Mnemonic: DEC destination

Operation:

Destination ← Destination - 1

Flags: All Flags affected except carry flag.(carry flag not changed)

Example: DEC CX IF CX = 1234, after DEC CX will be 1233

DEC AL ----- IF AL = 08, after DEC AL will be 07

DEC [2000]—— This instruction decrements the content of memory location 2000 by 1.

If 2000 = 04, after DEC it will be

#### 2.2.6 CMP - Compare byte or word

- ➤ This instruction compares a word/byte from source with byte/word from destination.
- The comparison is done by subtracting the source byte or word from the destination byte or word.
- The result is not stored in either of the destination or source.
- ➤ The destination and source remain unchanged, only flags are updated.

Mnemonic: CMP Destination, Source

Operation:

Destination - source

Flags: AF, OF, SF, ZF, PF are updated


Compare	C F	ZF	SF	
Source > Destination	1	0	1	Subtraction required borrow, CF =1
Source < Destination	0	0	0	No borrow required, CF =0
Source = Destination	0	1	0	Result of subtraction is zero.

\*\*\*\*\*\*\* After each operation in this instruction carry flag changed......

if 0 then it will become 1

if 1 then it will become 0


### **AAA Instruction**



- Computer follows ASCII input and output.
- We get from keyboard ASCII character and we have to send out ASCII character

to monitor. Therefore we have to convert

ASCII to binary



### ASCII code for digit 0-9

Key	ASCII (hex)	BCD (unpacked)
0	30	0011 0000
1	31	0011 0001
2	32	0011 0010
3	33	0011 0011
4	34	0011 0100
5	35	0011 0101
6	36	0011 0110
7	37	0011 0111
8	38	0011 1000
9	39	0011 1001

#### 2.2.7 NEG -Negate byte or word

➤ This instruction replace the number is a destination with 2's complement of that number.

➤ The destination can be register or memory.

Example: NEG BL


2's complement of BL

Mnemonic: NEG Destination

Operation:


- 2's complement of Destination-Destination

Flags: All flags are updated



**Before Execution** After Execution


### 2.3 Multiplication Group M



#### 2.3.1 MUL - Multiply byte or word unsigned

- This instruction multiplies an unsigned byte from source with an byte in the AL register or an unsigned word from source with an unsigned word in AX.
- ➤ When a byte is multiplied by contents of AL, the result is stored in AX.
- ➤ The MSB of result is stored in AH register and the LSB of result is stored in the AL register.
- > When a word is multiplied by contents of AX, then MSB of result is stored in DX register and the LSB of result is stored in the DX register. Where AL = 09 H, Example: MUL BL

Mnemonic: MUL multiplier Operation:




Flags: AF,PF,SF,ZF undefined CF and OF will both be 0

09 h 02 h 0012 h

BL = 02 H

AH = 00 HAL = 12 H

### 2.4 Division Group




70


### 2.4.1 DIV - Multiply byte or word unsigned


- ➤ This instruction divides an unsigned byte from source with an byte in the AL register or an unsigned word from source with an unsigned word in AX.
- ➤ When a byte is divided , the result is stored in AX.
- ➤ The remainder of result is stored in AH register and quotient of result is stored in the AL register.
- ➤ For 16 bit operation DX register is used.

Where AL = 08 H, Example: DIV BL BL = 02 H Mnemonic: DIV Divider Operation: 08 h / 02 h Division 04 h ----Quo Rem AH = remainder AH AL AL = quotient

71







### 2.1.1 ADD – Add byte or word

This instruction adds a number from source to number from destination and puts the result to specified destination.

Mnemonic: ADD destination, source

ADD Operand 1, Operand 2

#### Operation:

```
Destination ← Source + Destination

Operand 1 ← Operand 1 + Operand 2
```

Flags:

All Flags affected

### ADD register, register

Mnemonic: ADD register, register

#### Operation:

Register + Register

Addressing mode: Register addressing mode

Flags:

All Flags affected

#### ADD register, memory

Mnemonic: ADD register, memory

Operation:

Register + content of memory

location


Addressing mode: Register addressing mode

Example: ADD AX,

AX - 2000 content of memory location

Flags:


All Flags affected




#### 2.1.2 ADC - Add with carry

- ▶ This instruction adds destination operand contents , source operand contents and Carry flag content.
- ➤ Result is stored back to destination operand.
- ➤ The source and destination can be 8/16 bit register or memory location. The source can also 8/16 bit register or memory location and immediate data.
- ➤ It is easy to perform multiple precision arithmetic by using ADC instruction.


Mnemonic: ADD destination, source






Two 32 bit number addition

### 2. Arithmetic group





### 2.1 Addition Group \( \text{\text{\$\omega\$}} \)




#### 2.1.4 DAA (Decimal Adjust After Addition)

This instruction is used to changed the contents of accumulator from a binary value to its equivalent BCD number.








#### Addition of hexadecimal numbers:



#### There is a gap of 6 numbers







#### 2.1.3 INC - Increment byte or word by 1

- ➤ This instruction adds 1 to the destination operand.
- ➤ The operand can be a register or memory location.
- ➤ The operand may be a byte or word and it is treated as an unsigned binary number.

Mnemonic: INC destination

Operation:

Destination ← Destination + 1

Flags: All Flags affected except carry flag.(carry flag not changed)

### 2.1.4 DAA (Decimal Adjust After Addition)

This instruction is used to changed the contents of accumulator from a binary value to its equivalent BCD number.

#### Addition of hexadecimal numbers:



There is a gap of 6 numbers