


Chapter-6 FMP Q13 List and define features of pentium processor: 7 13 Fifth-Generation Microprocessor: Itwas introduced in 1993 as a part of 5th generation Microprocessor. 2) Clock Speed: It operates at speed ranging from 60 MHz to 233 MHz 3) 32-bit Processor: The processor features a 32 bit architecture with a 64-bit data bus. 4] Dual ALU: It contains two sp separate ALU, each capable of performing 32-bit operations, supported by 8 memory banks 5] Superscalar Design: The processor is 2 way superscalar utilizing 2 pipelines the Upipe and Vpipe. 67 32 - bit Address bus: The address bus is 32 bit, enabling access to up to 4GB of memory (2132). Integer pipelining: It supports a 5- stage integer pipelining for faster data processing. 9] Floating point Unit: The on chip floating point unit features an 8-stage pipeline for single operations. 9] Branch Prediction: It includes branch prediction logic with a 256-entry Branch For Torget Buffer (BTB). 10] On- Chip Cache Memory: The processor has an -chip momory with :ay 8 kb = instruction of cache b) 8 kb data cache. Q2) Define the role of Prefetch buffer of pentium processor with the help of an example => 13 The processor contains 32 - byte of prefetch buffer 2) These buffers operates independently but not simultaneously. 3) One prefetch buffer sequentially fetches instructions until a

branch instruction is encountered.





IIT Branch Prediction Unit is The Branch Prediction Unit plays a crucial vole in predicting branch instruction, preventing pipeline stalling iis Branch instruction can cause pipeline stalling , which degrades execution performance iiiy Branch prediction helps anticipate branch instructions, using a 256-entry Branch Target Buffer (BJB) VI Execution Unit: if The pentium processor has two execution units that operate in parallel. ii] Each execution unit contains a 32-bit ALU ing As instructions are executed, the register set is updated accordingly. vil Cache Memory :if The pentium processor features integrated cache memory, enhancing excecution speed. is It has a 16 kB split a cache, with seperate memory for data and code, integrated on the chip. vii Floating Point Unit (FPU]:if The FPU is responsible for executing Phating-point instructions, significantly enhancing the microprocessor's capabilities for graphics and multimedia applications. ii) It supports an 8-stage pipeline, improving the efficiency of floating point operations. iii) The FPU teatures dedicated hardware circuits for operations such as multiplication, division and addition, boosting overall performance My It supports single-double and extended precision floating point operations utilizing eight 80 bits registers.



3) Decode 2: This stage decodes the control word and computes the data address needed for execution. 4) Execute: The processor retrieves the necessory data from the data cache and registers to perform ALU operations. 5] Write Bach: - In the final stage, the results are writen back to the registers, updating flags anddata atq specified address Q63 Why branch prediction logic is used in Pentium Processor =7 iBranch prediction logic is used to prevent Flushing of pipeline iis suppose instruction 13 is a conditional jump to 150 at some other address, then the instruction that entered after 13 is invalid and new sequence beginning with 150 need to be loaded in. iii & This causes bubbles in pipeline, where no work is done as the pipeline stages are reloaded. ivs This is called flushing of pipeline problem 973 Explain the solution to overcome flushing pipeline problem =7 i's The Pentium microprocessor employs a Dynamic Branch Prediction scheme. This method predicts the outcome of branch instruction currently in the pipeline as ing True Prediction + It the prediction is correct the pipeline continues without being flushed resulting in no loss of clock cacles iii 3 False prediction: If the prediction is incorrect, the pipeline is flushed, and execution starts over with the current instruction.

Divy The branch prediction logic is implemented using a 4-way set associative memory with 256 entries, known as Branch Target Buffer (BTB). The 4-way set is defined by history bits, which determines the prediction as follows. if History Bits = 00 or 01 = Prediction is "not taken" 25 History Bits = 10 or 11 - Prodiction is "taken". N's In event of a false prediction, the pipeline is Alushod viz It branch is executed, the history bits are incremented By one , indicating an increased priority for that branch prediction. viis Conversely, if the branch is not executed the history bits are decremented by one, reflecting a decreased priority for that branch prediction. vilig The above logic is used to prevent flushing of pipeline. No Branch H = 0.0Branch P = N TBranch P = N TBranch P = TBranch P = TShootsly not weakly weakly to hen Strongly to hen

Not Toke NOT Toke taker Branch Prodiction History Bits Not tahon 00 Not Taken 07 Taken 10 Taken 11 983 Explain Branch predetion logic for pentium processor. => Same as above just canad out the sm point.