Experiment no.01

Date:-13/07/24 Roll No:-A046

Aim: - To draw the architecture of 8086 and explain each block.

Theory:-

The architecture of 8086 is divided into two parts Evand BIU

- If the Execution Unit [Ev]: The main function of FU is decoding and execution of the instructions. In order to carry out this tasks it has the following units.
- Arithmetic Logic Unit (ALU): The ALU is a bit bit unit i.e. it can perform 16-bit operation simultaneously.

 It is capable of performing a variety of arithmetic and logical operation such as add, subtract, AND, OR, NOT, increment, decrement, shift, etc.
- Flag Register: It is a \$16 bit register with each bit corresponding to a flip-flop. It is used to give the status of operation performed by the processor. It indicates some condition produced by the excecution of an instruction.
- General purpose registerin EV has four general purpose 16-bit register. Each one of them can be used for temporory storage of 8-bit, 6-bit, 32 bit data. These register can be used for general purpose computing when their other specialized functions do not interfere.
- iv) Control Unit: It is a part of EU which is used for directing the internal operations

- vy Decoder: The process of Franklation for from instructions into action is known as decoding. Its used to translate the instructions fetched from the memory into a series of actions.
- vil Pointer and Index Registers: Thes registers can be used as general purpose 16-bit registers. But mainly they are used to bold the 16-bit offset of data word in one of the seament.
 - Bug- Specifically BIV has the following 5 functions
 - Intruction Queue:- The execution unit is performed supposed to decode or execute an intruction. Decoding does not require theuse of buses. When EV is busy decoding and executing intructions the BIU fetches upto six instructions bytes for the next instruction. These bytes are called prefetched bytes and they are stored in a first in an first out register which is called a queue.
 - is Segment Begisters: The purpose of using these segment registers and segmentation can be explained as. They as 16 bits register.

 There are a total of 4 segment registers namely The code segment register, The stack segment register,

 The extra segment register, The data segment register.
- Instruct Pointer Register (IP): It holds the next affect address of the next instruction to be executed within the code segment.

 It points to the memory location in code segment where the next instruction is to be tetched. The combination of cs and IP registers gives the complete address of the instruction. The abbective adverss for fetching an instruction can instruction. The abbective adverss for fetching an instruction can always as the IP.

in Physical address generation. The CS resister centains theaper lettly his abouting address of the case. The R.D. with automatically his act acres for the get 20 bit physical address starting from from 65. The get 20 bit physical address of the flown exclidence the Mis address. The the starting address of cade segment to the address address of cade segment to the address of the physical address of the location and the district the Mis address of the physical address of the location and the district the Mis address of the category. The category of the		
6.	3	1 1 1 2 2 3
		1910n: Mence we successfully