



Inputs	Outputs Remark
	anti anti
CH S B	an an No change
6 2 2	an an
\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	Bo No choise
1000	Gn Resot (transposed
	1 6 pace
	Race Race
The second second	
E TO SEE THE PERSON NAMED IN	
THE RESERVE OF THE PARTY OF THE	
	The second of th

3>	Differentiate between latch a	and flip-flop
7	Latch	FlipFbp
	10 Level sandlive, transporent 6 Controlled by an enable signal	O Edge-Triggered, stores data Cot clock edge. EControlled by a clock Start
0	3 Output danges as lang as enable signal is active	Boutput changesonly atclack edgs.
	@ More susceptible to glitches and timing issues	More stable less susceptible to glitches
	Describe various methods of tr	
-7	O Positive adge trigger:- The the rising edge of the c gional transitions from low to	high-
	of Negative edge Trigger: The falling edge of the clock star transition. From low to high.	e Plip Flop Changes its started
	3 Aigh level triggering: The	cloch signal is a might ever
	as kno as the clock signal	
	5) Draw the diagram of clos	ch D Filp Flop and write 1841





... Set Case

.. No change

6 } Previouse mode into in Toggs + Moar.

37%>	Define race around condition. How can it be avoided.
	DA race condition occurs in digital electronics circuits whon the outputs of a flip-flop or other sequential logic elements becomes unstable due to conflicting timing or signal propagation delays. This can lead to unpredictation behaviour and incorrect results. DIF can be avoided by Synchronizing triputs. Synchronizing triputs. Minimize Signal delays Dise of Asynchronous Inputs.
48)	
0	