T-46-23-18

1,048,576-word × 4-bit Dynamic RAM

HITACHI/ LOGIC/ARRAYS/MEM

The Hitachi HM514400A/AL/ASL is a CMOS dynamic RAM organized 1,048,576-word  $\times$  4-bit. HM514400A/AL/ASL has realized higher density, higher performance and various functions by employing 0.8  $\mu m$  CMOS process technology and some new CMOS circuit design technologies. The HM514400A/AL/ASL offers fast page mode as a high speed access mode.

Multiplexed address input permits the HM514400A/AL/ASL to be packaged in standard 20-pin plastic SOJ, 20-pin plastic ZIP, 20-pin TSOP, and 20-pin ST-ZIP.

### **Features**


- Single 5 V (±10%)
- · High speed
  - Access time 60 ns/70 ns/80 ns (max)
- · Low power dissipation
  - Active mode 605 mW/550 mW/495 mW (max)
  - Standby mode 11 mW (max) 0.83 mW (L-version) 0.55 mW (SL-version)
- Fast page mode capability
- 1,024 refresh cycles: 16 ms
   1,024 refresh cycles: 128 ms (L-version)
- · 3 variations of refresh
  - RAS-only refresh
  - CAS-before-RAS refresh
  - Hidden refresh
- · Test function
- · Battery back up operation (L-version)
- Data retention operation (SL-version)

### **Ordering Information**

Туре No.	Access time	Package
HM514400AJ/ALJ/ASLJ-6	60 ns	350-mil
HM514400AJ/ALJ/ASLJ-7	70 ns	20-pin
HM514400AJ/ALJ/ASLJ-8	80 ns	plastic SOJ (CP-20DA)
HM514400AS/ALS/ASLS-6	60 ns	300-mil
HM514400AS/ALS/ASLS-7	70 ns	20-pin
HM514400AS/ALS/ASLS-8	80 ns	plastic SOJ (CP-20D)
HM514400AZ/ALZ/ASLZ-6	60 ns	400-mil
HM514400AZ/ALZ/ASLZ-7	70 ns	20-pin
HM514400AZ/ALZ/ASLZ-8	80 ns	plastic ZIP (ZP-20)
HM514400AT/ALT/ASLT-6	60 ns	20-pin
HM514400AT/ALT/ASLT-7	70 ns	plastic
HM514400AT/ALT/ASLT-8	80 ns	TSOP I
		(TFP-20DA)
HM514400AR/ALR/ASLR-6	60 ns	20-pin
HM514400AR/ALR/ASLR-7	70 ns	plastic
HM514400AR/ALR/ASLR-8	80 ns	TSOP I
		reverse type (TFP-20DAR)
HM514400ATT/ALTT/ASLTT-6	60 ns	20-pin
HM514400ATT/ALTT/ASLTT-7	70 ns	plastic
HM514400ATT/ALTT/ASLTT-8	80 ns	TSOP II
		(TTP-20D)
HM514400ARR/ALRR/ASLRR-6	60 ns	20-pin
HM514400ARR/ALRR/ASLRR-7	70 ns	plastic
HM514400ARR/ALRR/ASLRR-8	80 ns	TSOP II
		reverse type (TTP-20DR)
HM514400ATZ/ALTZ-6	60 ns	20-pin
HM514400ATZ/ALTZ-7	70 ns	plastic
HM514400ATZ/ALTZ-8	80 ns	ST-ZIP
		(ZP-20S)

# HITACHI/ LOGIC/ARRAYS/MEM

### Pin Arrangement



### HM514400A/AL/ASL Series Pin Arrangement (cont) HITACHI/ LOGIC/ARRAYS/MEM HM514400AR / ALR / ASLR Series A9 10 □ **□** 11 A0 **⊥** 12 RAS 9 🗆 **A**1 WE 8 Ⅲ 1/02 7 🗆 **□ 14 A3** □ 15 V<sub>CC</sub> 1/01 6 □ V<sub>SS</sub> 5 [] I/O4 4 [] I/O3 3 [] □ 16 A4 A5 II 17 □ 18 A6 CAS 2 III **□** 19 Α7 □ 20 A8 (Top View) HM514400ATT / ALTT / ASLTT Series HM514400ARR / ALRR / ASLRR Series 20 V<sub>SS</sub> 1/01 1 V<sub>SS</sub> 20 1 1/01 19 1/04 1/02 2 I/O4 19 2 1/02 WE 3 18 1/03 I/O3 18 3 WE 17 CAS RAS 4 CAS 17 4 RAS A9 5 16 OE ŌE 16 5 A9 15 A8 A0 6 A8 15 6 A0 A1 7 14 A7 7 A1 A7 14 A2 8 13 A6 A6 13 8 A2 A3 9 12 A5 9 A3 A5 12 10 V<sub>CC</sub> 11 A4 V<sub>CC</sub> 10 A4 11 (Top View) (Top View)

# 61E D 🖿 4496203 0022777 217 🖿 HIT2

# HM514400A/AL/ASL Series

# HITACHI/ LOGIC/ARRAYS/MEM

### Pin Description


Pin name	Function	Pin name
A0 A9	Address input	WE
A0 – A9	Refresh address input	ŌĒ
I/O1 – I/O4	Data-in/data-out	V <sub>CC</sub>
RAS	Row address strobe	V <sub>SS</sub>
CAS	Column address strobe	

Pin name	Function						
WE	Read/write enable						
OE	Output enable						
v <sub>cc</sub>	Power (+5 V)						
V <sub>SS</sub>	Ground						

# - HITACHI/ LOGIC/ARRAYS/MEM .

### HM514400A/AL/ASL Series

### **Block Diagram**



# HITACHI/ LOGIC/ARRAYS/MEM

### **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V <sub>SS</sub>	V <sub>T</sub>	-1.0 to +7.0	.v
Supply voltage relative to V <sub>SS</sub>	V <sub>CC</sub>	-1.0 to +7.0	٧
Short circuit output current	lout	50	mA
Power dissipation	P <sub>T</sub>	1.0	W
Operating temperature	Topr	0 to +70	°C
Operating temperature (SL-version)	Topr	0 to +60	°C
Storage temperature	Tstg	-55 to +125	°C

# **Recommended DC Operating Conditions** (Ta = 0 to +70 $^{\circ}$ C) (Ta = 0 to +60 $^{\circ}$ C (SL-version))

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	V <sub>SS</sub>	0	0	0	٧	
	V <sub>CC</sub>	4.5	5.0	5.5	٧	1
		4.0	_	5.5	٧ .	1, 2
Input high voltage	V <sub>IH</sub>	2.4	_	6.5	٧	1
input low voltage	V <sub>IL</sub>	-1.0	_	0.8	٧	1

Notes: 1. All voltage referenced to  $V_{SS}$  2. Only for data retention operation (SL-version)

### HITACHI/ LOGIC/ARRAYS/MEM \_

### HM514400A/AL/ASL Series

DC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 5 V ± 10%,  $V_{SS}$  = 0 V) (Ta = 0 to +60°C,  $V_{CC}$  = 5 V ± 10%,  $V_{SS}$  = 0 V (SL-version))

# HM514400A HM514400A

Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions	Notes
Operating current	I <sub>CC1</sub>	_	110	_	100		90	mA	RAS, CAS cycling t <sub>RC</sub> = min	1, 2
Standby current	I <sub>CC2</sub>	_	2	_	2	_	2	mA	TTL interface RAS, CAS = V <sub>IH</sub> Dout = High-Z	
		_	1	_	1	_	1	mA	CMOS interface RAS, CAS ≥ V <sub>CC</sub> - 0.2 V Dout = High-Z	
Standby current (L-version)	_		150		150	_	150	μА	CMOS interface RAS, CAS = V <sub>IH</sub> - WE, OE, address,	4
Standby current (SL-version)	-	_	100	_	100	-	100	μΑ	Din = V <sub>IH</sub> or V <sub>IL</sub> Dout = High-Z	
RAS-only refresh current	Іссз	_	110	_	100	_	90	mA	t <sub>RC</sub> = min	2
Standby current	l <sub>CC5</sub>	-	5	_	5	_	5	mA	RAS = V <sub>IH</sub> CAS = V <sub>IL</sub> Dout = enable	1
CAS-before-RAS refresh current	I <sub>CC6</sub>	_	110	_	100	_	90	mA	t <sub>RC</sub> = min	-
Fast page mode current	I <sub>CC7</sub>		110	_	100	_	90	mA	t <sub>PC</sub> = min	1, 3
Battery back up operation current (CBR refresh) (L-version)	Icc10		200		200		200	μА	$t_{RC}$ = 125 $\mu$ s $t_{RAS} \le 1$ $\mu$ s WE = V <sub>IH</sub> , CAS = V OE, address, Din = V <sub>IH</sub> or V <sub>IL</sub> Dout = High-Z	4 /IL
Data retention current (CBR refresh) (SL-version)	_		150		150		150	μА	$t_{RC}$ = 250 $\mu$ s $t_{RAS} \le$ 200 ns WE = V <sub>IH</sub> , CAS = V OE, address, Din = V <sub>IH</sub> or V <sub>IL</sub> Dout = High-Z 4.0 V $\le$ V <sub>CC</sub> $\le$ 5.5	-

# HITACHI/ LOGIC/ARRAYS/MEM

DC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 5 V ± 10%,  $V_{SS}$  = 0 V) (Ta = 0 to +60°C,  $V_{CC}$  = 5 V ± 10%,  $V_{SS}$  = 0 V (SL-version)) (cont)

# HM514400A HM514400A HM514400A -6 -7 -8

Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Test conditions No	tes	
Input leakage current	lLI	-10	10	-10	10	-10	10	μА	0 V ≤ Vin ≤ 7 V		
Output leakage current	lo	-10	10	-10	10	-10	10	μА	0 V ≤ Vout ≤ 7 V Dout = disable		
Output high voltage	V <sub>OH</sub>	2.4	v <sub>cc</sub>	2.4	v <sub>cc</sub>	2.4	V <sub>CC</sub>	٧	High lout = −5 mA		
Output low voltage	V <sub>OL</sub>	0	0.4	0	0.4	0	0.4	٧	Low lout = 4.2 mA		

Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.

- 2. Address can be changed twice or less while RAS = V<sub>IL</sub>.
- 3. Address can be changed once or less while CAS = VIH.
- 4.  $V_{CC} 0.2 \text{ V} \le V_{IH} \le 6.5 \text{ V}, 0 \text{ V} \le V_{IL} \le 0.2 \text{ V}.$

### Capacitance (Ta = 25°C, $V_{CC}$ = 5 V ± 10%)

Parameter	Symbol	Тур	Max	Unit	Notes
Input capacitance (Address)	C <sub>I1</sub>	_	5	pF	1, 3
Input capacitance (Clocks)	C <sub>I2</sub>	_	7	pF	1
Output capacitance (Data-in, data-out)	C <sub>I/O</sub>	_	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

- 2. CAS = V<sub>IH</sub> to disable Dout
- 3. C<sub>I1</sub> (max) = 7 pF for HM514100ATZ/ALTZ Series.

# LDE D ■ 4496203 0022782 684 ■HIT2 HITACHI/ LOGIC/ARRAYS/MEM

### HM514400A/AL/ASL Series

AC Characteristics (Ta = 0°C to +70°C,  $V_{CC}$  = 5 V ± 10%,  $V_{SS}$  = 0 V)\*1, \*14, \*15, \*16 (Ta = 0°C to +60°C,  $V_{CC}$  = 5 V ± 10%,  $V_{SS}$  = 0 V (SL-version))

HM514400A HM514400A HM514400A

### **Test Conditions**

Input rise and fall times: 5 ns

Input timing reference levels: 0.8 V, 2.4 VOutput load: 2 TTL gate  $+ C_L (100 \text{ pF})$ 

(Including scope and jig)

### Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

		-6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t <sub>RC</sub>	110	_	130	_	150	_	ns	
RAS precharge time	t <sub>RP</sub>	40	_	50		60		ns	
RAS pulse width	t <sub>RAS</sub>	60	10000	70	10000	80	10000	ns	19
CAS pulse width	<sup>t</sup> CAS	15	10000	20	10000	20	10000	ns	20
Row address setup time	tasa	0	_	0	_	0	_	ns	
Row address hold time	<sup>t</sup> RAH	10	_	10	_	10	_	ns	
Column address setup time	tasc	0		0	_	0		ns	-
Column address hold time	t <sub>CAH</sub>	15	_	15	_	15	_	ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	8
RAS to column address delay time	tRAD	15	30	15	35	15	40	ns	9
RAS hold time	t <sub>RSH</sub>	15	_	20	_	20	_	ns	
CAS hold time	t <sub>CSH</sub>	60	_	70	_	80	_	ns	
CAS to RAS precharge time	t <sub>CRP</sub>	10		10		10	_	ns	
OE to Din delay time	<sup>t</sup> ODD	15		20	_	20	_	ns	
OE delay time from Din	t <sub>DZO</sub>	0		0	_	0	_	ns	
CAS setup time from Din	t <sub>DZC</sub>	0	_	0	_	0	_	ns	
Transition time (rise and fall)	t <sub>T</sub>	3	50	3	50	3	50	ns	7

# 61E D ■ 4496203 0022783 510 ■HIT2

### HM514400A/AL/ASL Series

# HITACHI/ LOGIC/ARRAYS/MEM

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters) (cont)

		HM514400A HM514 -6 -7		14400A	4400A HM514400A -8				
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Refresh period	t <sub>REF</sub>	_	16	_	16		16	ms	
Refresh period (L-version)	t <sub>REF</sub>	_	128	_	128	_	128	ms	
Refresh period (SL-version)	t <sub>REF</sub>	_	256	_	256	_	256	ms	21

### Read Cycle

		HM5 -6	14400A	HM5 -7	14400A	HM5 -8	14400A		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Access time from RAS	t <sub>RAC</sub>	_	60	_	70	_	80	ns	2, 3, 17
Access time from CAS	†CAC	_	15		20	_	20	ns	3, 4, 13, 17
Access time from address	† <sub>AA</sub>	_	30	_	35		40	ns	3, 5, 13, 17
Access time from OE	t <sub>OAC</sub>	_	15		20	_	20	ns	3, 17
Read command setup time	tRCS	0	_	0	_	0		ns	
Read command hold time to CAS	tRCH	0	_	0	_	0	_	ns	18
Read command hold time to RAS	<sup>t</sup> RRH	0	_	0		0		ns	18
Column address to RAS lead time	tRAL	30	_	35		40		ns	
Output buffer turn-off time	t <sub>OFF1</sub>	0	15	0	20	0	20	ns	6
Output buffer turn-off to OE	t <sub>OFF2</sub>	0	15	0	20	0	20	ns	6
CAS to Din delay time	tCDD	15	_	20		20	_	ns	
OE pulse width	t <sub>OEP</sub>	15	_	20	_	20	_	ns	

HM	5144	ሰብ ል	/AT.	/AST.	Series
T T I V		ww			OCHES

Write	Cycle
-------	-------

# HITACHI/ LOGIC/ARRAYS/MEM

HM514400A HM514400A HM514400A

-6 -7

Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write command setup time	twcs	0	_	0	_	0	_	ns	10
Write command hold time	<sup>t</sup> WCH	15	_	15	_	15	_	ns	
Write command pulse width	t <sub>WP</sub>	10		10	_	10	_	ns	
Write command to RAS lead time	t <sub>RWL</sub>	15	_	20	_	20	_	ns	
Write command to CAS lead time	tcwL	15	_	20	_	20		ns	
Data-in setup time	tos	0	_	0	_	0	_	ns	11
Data-in hold time	t <sub>DH</sub>	15	_	15	_	15		ns	11

### Read-Modify-Write Cycle

HM514400A	HM514400A	HM514400A

-6 -7 -8

		-0		-,		-0			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	t <sub>RWC</sub>	150	_	180	_	200	_	ns	•
RAS to WE delay time	t <sub>RWD</sub>	80	_	95	_	105	_	ns	10
CAS to WE delay time	tcwd	35	_	45	_	45		ns	10
Column address to WE delay time	<sup>t</sup> AWD	50	_	60		65	_	ns	10
OE hold time from WE	<sup>t</sup> OEH	15	_	20	_	20	_	ns	

### 63E D 4496203 0022785 393 HHIT2

### HM514400A/AL/ASL Series

# -- HITACHI/ LOGIC/ARRAYS/MEM

### Refresh Cycle

		HM514400A -6		HM514400A -7		HM514400A -8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS setup time (CAS-before-RAS refresh cycle)	<sup>t</sup> CSR	10		10	_	10	_	ns	
CAS hold time (CAS-before-RAS refresh cycle)	<sup>t</sup> CHR	10	_	10	_	10	_	пѕ	
RAS precharge to CAS hold time	t <sub>RPC</sub>	10	_	10	_	10		ns	···
CAS precharge time in normal mode	t <sub>CPN</sub>	10	_	10	_	10		ns	

### Fast Page Mode Cycle

Parameter				HM514400A -7		HM514400A -8			
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode cycle time	t <sub>PC</sub>	40	_	45	_	50	_	ns	
Fast page mode CAS precharge time	<sup>t</sup> CP	10	<del>-</del>	10	_	10		ns	
Fast page mode RAS pulse width	<sup>t</sup> RASC		100000	_	100000	_	100000	ns	12
Access time from CAS precharge	†ACP	_	35		40	_	45	ns	3, 13, 17
RAS hold time from CAS precharge	<sup>t</sup> RHCP	35		40	_	45	_	ns	***

### Fast Page Mode Read-Modify-Write Cycle

Parameter	Symbol	-6		HM514400A -7		HM514400A -8			
		Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode read-modify-write cycle time	t <sub>PCM</sub>	80	_	95		100	_	ns	
CAS precharge to WE delay time	tCPW	55	_	65	_	70	_	ns	10

### HITACHI/ LOGIC/ARRAYS/MEM

### HM514400A/AL/ASL Series

### Test Mode Cycle

Parameter				-7		-8			
	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Test mode WE setup time	tws	0	_	0	_	0	_	ns	
Test mode WE hold time	twH	10	_	10	_	10	_	ns	

### Counter Test Cycle

		HM514400A -6		-7		-8			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
CAS precharge time in counter test cycle	<sup>t</sup> CPT	40		40	_	40		ns	

- Notes: 1. AC measurements assume  $t_T = 5$  ns.
  - Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max). If t<sub>RCD</sub> or t<sub>RAD</sub> is greater than the maximum recommended value shown in this table, tRAC exceeds the value shown.
  - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
  - Assumes that t<sub>RCD</sub> ≥ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≤ t<sub>RAD</sub> (max).
  - Assumes that t<sub>RCD</sub> ≤ t<sub>RCD</sub> (max) and t<sub>RAD</sub> ≥ t<sub>RAD</sub> (max).
  - 6. tope (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
  - 7. VIH (min) and VIL (max) are reference levels for measuring timing of input signals. Also, transition times are measured between VIH and VIL.
  - 8. Operation with the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RCD</sub> (max) is specified as a reference point only, if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
  - 9. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only, if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by tAA.
  - 10. t<sub>WCS</sub>, t<sub>RWD</sub>, t<sub>CWD</sub>, t<sub>AWD</sub> and t<sub>CPW</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (min) and t<sub>CPW</sub> ≥ t<sub>CPW</sub> (min) the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
  - 11. These parameters are referenced to CAS leading edge in an early write cycle and to WE leading edge in a delayed write or a read-modify-write cycle.
  - 12. tRASC defines RAS pulse width in fast page mode cycles.
  - 13. Access time is determined by the longest of tAA or tCAC or tACP.
  - 14. An initial pause of 100 µs is required after power up followed by a minimum of eight initialization cycles (RAS-only refresh cycle or CAS-before-RAS refresh cycle). If the internal refresh counter is used, a minimum of eight CAS-before-RAS refresh cycles is required.
  - 15. In delayed write or read-modify-write cycles, OE must disable output buffers prior to applying data to the device.


### HITACHI/ LOGIC/ARRAYS/MEM

- 16. Test mode operation specified in this data sheet is 2-bit test function controlled by control address bits CAO. This test mode operation can be performed by WE-and-CAS-before-RAS (WCBR) refresh cycle. Refresh during test mode operation will be performed by normal read cycles or by WCBR refresh cycles. When the state of two test bits accord each other, the condition of the output data is high level. When the state of test bits do not accord, the condition of the output data is low level. In order to end this test mode operation, perform a RAS-only refresh cycle or a CAS-before-RAS refresh cycle.
- 17. In a test mode read cycle, the value of t<sub>RAC</sub>, t<sub>CAC</sub>, t<sub>AA</sub>, t<sub>OAC</sub> and t<sub>ACP</sub> is delayed for 2 ns to 5 ns for the specified value. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- Either t<sub>BCH</sub> or t<sub>BBH</sub> must be satisfied.
- 19. t<sub>RAS</sub> (min) = t<sub>RWD</sub> (min) + t<sub>RWL</sub> (min) + t<sub>T</sub> in read-modify-write cycle.
- 20. t<sub>CAS</sub> (min) = t<sub>CWD</sub> (min) + t<sub>CWI</sub> (min) + t<sub>T</sub> in read-modify-write cycle.
- 21. t<sub>REF</sub> is 16 ms without data retention.

### **Timing Waveforms**


### HITACHI/ LOGIC/ARRAYS/MEN

### Read Cycle



### HITACHI/ LOGIC/ARRAYS/MEM


### Early Write Cycle



Delayed Write Cycle HITACHI/ LOGIC/ARRAYS/MEM tRAS RAS t<sub>CSH</sub> t<sub>RCD</sub> CAS t<sub>CWL</sub> tRWL t<sub>CAH</sub> Address Column tRCS WE tDH High-Z Din toeh Invalid Dout Dout\*\* t<sub>OFF2</sub> OE \* Don't care \*\* Invalid Dout comes out, when  $\overline{\text{OE}}$  is low level.

# HITACHI/ LOGIC/ARRAYS/MEM

Read-Modify-Write Cycle




\* Don't care

# CAS-Before-RAS Refresh Cycle HITACHI/ LOGIC/ARRAYS/MEM RAS TRAS TRAS

High-Z


### RAS-Only Refresh Cycle

Dout



### HITACHI/ LOGIC/ARRAYS/MEM -


### Hidden Refresh Cycle




# HM514400A/AL/ASL Series HITACHI/ LOGIC/ARRAYS/MEM Fast Page Mode Read Cycle trasc **t**RHCP RAS t<sub>RCD</sub> t<sub>CP</sub> tcas, CAS Col. Address t<sub>RCH</sub> WE tcop tozc t<sub>CDD</sub> tozc t<sub>CDD</sub> High-Z High-Z High-Z Din t<sub>CAC</sub> topp t<sub>ACP</sub> **t**RAC toff1 Dout Dout Dout topp OE toac

\* Don't care


### Fast Page Mode Early Write Cycle






### HITACHI/ LOGIC/ARRAYS/MEM


Fast Page Mode Read-Modify-Write Cycle








### Test Mode Set Cycle



### HITACHI/ LOGIC/ARRAYS/MEM

### HM514400A/AL/ASL Series

# CAS-Before-RAS Refresh Counter Check Cycle (Read)



CAS-Before-RAS Refresh Counter Check Cycle (Write) HITACHI/ LOGIC/ARRAYS/ME)

