HM511000A Series - HM511000AL Series

1048576-Word x 1-Bit CMOS Dynamic RAM

■ DESCRIPTION


The Hitachi HM511000A/AL series is a CMOS dynamic RAM organized 1048576-word x 1-bit. HM511000A/AL has realized higher density, higher performance and various functions by employing 1.3 μ m CMOS process technology and some new CMOS circuit design technologies.


The HM511000A/AL offers Fast Page Mode as a high speed access mode.

Multiplexed address input permits the HM511000A/AL to be packaged in standard 18-pin plastic DIP, 20-pin plastic ZIP and 20-pin plastic SOJ.

■ FEATURES

PIN OUT





■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input
A ₀ -A ₈	Refresh Address Input
D _{in}	Data-in
Dout	Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Read/Write Input
TFI	Test Function
v _{CC}	Power (+ 5V)
V _{SS}	Ground

Note: 1. TF pin can be connected with any line or unconnected provided the voltage level of TF pin must be kept lower than $V_{CC} + 0.5V$.




ORDERING INFORMATION

Part No.	Access Time	Package
HM511000AP-6	60 ns	
HM511000AP-7	70 ns	300 mil 18-pin
HM511000AP-8	80 ns	Plastic DIP
HM511000AP-10	100 ns	(DP-18C)
HM511000AP-12	120 ns	
HM511000AJP-6	60 ns	
HM511000AJP-7	70 ns	300 mil 20-pin
HM511000AJP-8	80 ns	Plastic SOJ
HM511000AJP-10	100 ns	(CP-20D)
HM511000AJP-12	120 ns	
HM511000AZP-6	60 ns	
HM511000AZP-7	70 ns	400 mil 20-pin
HM511000AZP-8	80 ns	Plastic ZIP
HM511000AZP-10	100 ns	(ZP-20)
HM511000AZP-12	120 ns	' '

Part No.	Access Time	Package
HM511000ALP-6	60 ns	
HM511000ALP-7	70 ns	300 mil 18-pin
HM511000ALP-8	80 ns	Plastic DIP
HM511000ALP-10	100 ns	(DP-18C)
HM511000ALP-12	120 ns	
HM511000ALJP-6	60 ns	
HM511000ALJP-7	70 ns	300 mil 20-pin
HM511000ALJP-8	80 ns	Plastic SOJ
HM511000ALJP-10	100 ns	(CP-20D)
HM511000ALJP-12	120 ns	
HM511000ALZP-6	60 ns	
HM511000ALZP-7	70 ns	400 mil 20-pin
HM511000ALZP-8	80 ns	Plastic ZIP
HM511000ALZP-10	100 ns	(ZP-20)
HM511000ALZP-12	120 ns	'

■ BLOCK DIAGRAM





■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to VSS	V _T	-1.0 to $+7.0$	v
Supply Voltage Relative to V _{SS}	v _{cc}	-1.0 to +7.0	v
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P_{T}	1.0	w
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS

• Recommended DC Operating Conditions ($T_A = 0 \text{ to } +70^{\circ}\text{C}$)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	v _{cc}	4.5	5.0	5.5	v
Input High Voltage	V _{IH}	2.4	_	6.5	v
Input Low Voltage	v_{IL}	- 2.0	_	0.8	v

Note: All voltages referenced to VSS.

\bullet DC Electrical Characteristics (V $_{CC} = 5 V \,\pm 10\%,\, V_{SS} = 0 V,\, T_A = 0$ to $+70^{\circ}C)$

Parameter	Symbol	l	1000A L-6		1000A L-7		11000 A-8		11000 -10		11000 -12	Unit	Test Conditions	Note
	1	Min	Max	1										
Operating Current	I _{CC1}		90	_	80	-	70	_	60	_	50	mA	RAS, CAS Cycling, t _{RC} = Min	1, 2
		_	2	_	2	_	2	1	2	_	2	mA		
Standby Current	I _{CC2}	-	1		1	_	1	_	1	_	1	mA	CMOS Interface \overline{RAS} , \overline{CAS} $\geq V_{CC} - 0.2V$ $D_{out} = High-Z$	
		_	300	_	300	ı	300	_	300	-	300	μΑ	CMOS Interface L-Version	
Refresh Current	I _{CC3}	_	90	_	80	_	60	_	50	_	45	mA	RAS Only Refresh, t _{RC} = Min	2
Battery Back Up Current (Only for L-Version)	I _{CC4}	1	300	_	300	I	300	-	300		300	μΑ	$t_{RC} = 125 \mu s$, CAS Before RAS Cycling	4
Standby Current	I _{CC5}	_	5	-	5	_	5	_	5	_	5	mA		1
Refresh Current	I _{CC6}	-	80	-	70	_	60	_	50	_	40	mA	CAS Before RAS Refresh tRC = Min	
Fast Page Mode Current	I _{CC7}	_	80	_	70	-	50		50	_	40	mA	$\overline{RAS} = V_{IL},$ $\overline{CAS} \text{ Cycling,}$ $t_{PC} = \text{Min}$	1, 3

\bullet DC Electrical Characteristics (V_{CC} = 5V \pm 10%, V_{SS} = 0V, T_A = 0 to +70°C) (continued)

Parameter Symbo	Symbol		1000A L-6	HM51 /A			11000 8		11000 -10		11000 -12	Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Input Leakage	I_{L1}	- 10	10	— 10	10	- 10	10	- 10	10	- 10	10	μА	$V_{in} = 0 \text{ to } + 7V$	
Output Leakage	I _{LO}	- 10	10	- 10	10	— 10	10	10	10	- 10	10	μА	$V_{\text{out}} = 0 \text{ to } + 7V,$ $D_{\text{out}} = \text{Disable}$	
Output	V _{OH}	2.4	v_{cc}	2.4	v_{cc}	2.4	V _{CC}	2.4	v _{cc}	2.4	v_{cc}	v	$I_{out} = -5 \text{mA}$	
Levels	v_{OL}	0	0.4	0	0.4	0	0.4	0	0.4	0	0.4	V	$I_{out} = 4.2 \mathrm{mA}$	

Notes: 1. ICC depends on output loading condition when the device is selected. ICC max is specified at the output open condition.

2. Address can be changed less than three times while $\overline{RAS} = V_{IL}$.

3. Address can be changed once while $\overline{CAS} = V_{IH}$.

4. $t_{RAS} = t_{RAS}$ (min) to 1 μ s Input voltage: All pins: $V_{IH} \ge V_{CC} - 0.2V$ or $V_{IL} \le 0.2V$.

• Capacitance ($V_{CC} = 5V \pm 10\%$, $T_A = 25$ °C)

Para	meter	Symbol	Тур	Max	Unit	Note
Input Capacitance	Address, Data Input	C _{I1}	_	5	pF	1
Input Capacitance	Clocks	C ₁₂	_	7	pF	1
Output Capacitance	Data Output	Co		7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. $\overline{CAS} = V_{IH}$ to disable D_{out} .

• AC Characteristics ($T_A = 0$ to $+70^{\circ}$ C, $V_{SS} = 0$ V, $V_{CC} = 5$ V $\pm 10\%$)

Test Conditions

Input rise and fall times: 5 ns Input timing reference levels: 0.8V, 2.4V (Including scope and jig) Output load: 2 TTL Gate + C_L (100 pF)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol		1000A L-6		1000A L-7	HM51 /A		HM51 /AI		HM51 /Al	1000A L-12	Unit	Note
1 aramoter	0,	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t _{RC}	120	_	130	_	160	-	190	1	220	_	ns	
RAS Precharge Time	tRP	50	_	50	_	70	_	80	_	90		ns	
RAS Pulse Width	tRAS	60	10000	70	10000	80	10000	100	10000	120	10000	ns	
CAS Pulse Width	t _{CAS}	20	10000	20	10000	25	10000	25	10000	30	10000	ns	
Row Address Setup Time	tASR	0	_	0	_	0	_	0	_	0		ns	
Row Address Hold Time	t _{RAH}	10	_	10	_	12	-	15	-	15		ns	
Column Address Setup Time	tASC	0	_	0	_	0	_	0		0		ns	<u>L</u>
Column Address Hold Time	tCAH	15		15		20	_	20	_	25		ns	
RAS to CAS Delay Time	tRCD	20	40	20	50	22	55	25	75	25	90	ns	8
RAS to Column Address Delay Time	tRAD	15	30	15	35	17	40	20	55	20	65	ns	9
RAS Hold Time	tRSH	20	_	20	_	25	_	25	_	30		ns	
CAS Hold Time	t _{CSH}	60	_	70	_	80	_	100		120		ns	
CAS to RAS Precharge Time	tCRP	10	_	10	_	10		10	_	10		ns	
Transition Time (Rise and Fall)	t _T	3	50	3	50	3	50	3	50	3	50	ns	7
Refresh Period	tREF	_	8	_	8	_	8	_	8		8	ms	$oxed{oxed}$
Refresh Period (Only for L-Version)	tREF	_	64		64		64	_	64	_	64	ms	



Read Cycle

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Access Time from RAS	t _{RAC}	_	60	_	70	_	80		100	_	120	ns	2, 3
Access Time from CAS	tCAC	_	20		20	_	25	_	25	_	30	ns	3, 4
Access Time from Address	t _{AA}	_	30	_	35	_	40	_	45	_	55	ns	3, 5
Read Command Setup Time	tRCS	0		0	_	0		0		0		ns	
Read Command Hold Time to CAS	t _{RCH}	0	_	0	_	0	_	0	_	0	_	ns	
Read Command Hold Time to RAS	trrh	10	_	10	_	10	_	10	_	10	_	ns	10
Column Address to RAS Lead Time	tRAL	30	_	35	_	40	_	45	_	55	_	ns	
Output Buffer Turn-off Time	t _{OFF}		20	_	20		20	_	25		30	ns	6

Write Cycle

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
	·	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	1	}
Write Command Setup Time	twcs	0	_	0	_	0		0	_	0	_	ns	10
Write Command Hold Time	twcH	15		15	_	20	_	20	_	25	_	ns	
Write Command Pulse Width	twp	10	_	10	_	15	_	15		20	_	ns	
Write Command to RAS Lead Time	t _{RWL}	20	_	20	_	25	_	25	_	30	_	ns	
Write Command to CAS Lead Time	[‡] CWL	20	_	20	_	25	_	25	_	30	_	ns	
Data-in Setup Time	t _{DS}	0		0	_	0	_	0	_	0	_	ns	11
Data-in Hold Time	tDH	15		15	_	20	_	20	_	25	_	ns	11

Read-Modify-Write Cycle

Parameter	Symbol	Symbol HM51100				HM511000A /AL-8		HM511000A /AL-10			1000A L-12	Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
Read-Write Cycle Time	tRWC	145	_	155	_	190	_	220		255	_	ns	
RAS to WE Delay Time	tRWD	60	_	70	_	80	_	100	_	120	_	ns	10
CAS to WE Delay Time	t _{CWD}	20		20		25	_	25	_	30	_	ns	10
Column Address to WE Delay Time	t _{AWD}	30	_	35	_	40	_	45	_	55	_	ns	10

Refresh Cycle

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
	-	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh)	t _{CSR}	10	_	10	_	10	_	10	_	10	_	ns	
CAS Hold Time (CAS Before RAS Refresh)	t _{CHR}	15	_	15	_	20	_	20	_	25		ns	
RAS Precharge to CAS Hold Time	tRPC	10	_	10	_	10	_	0	_	0	_	ns	



Fast Page Mode Cycle

Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		l
Fast Page Mode Cycle Time	tPC	45		50	_	55	_	55	_	65	_	ns	
CAS Precharge Time	t _{CP}	10	_	10	_	10		10		15		ns	
Fast Page Mode RAS Pulse Width	tRASC	_	100000		100000		100000		100000	_	100000	ns	13
Access Time from CAS Precharge	tACP	_	40		45		50	_	50	_	60	ns	14
RAS Hold Time from CAS Precharge	tRHCP	40	_	45	_	50	_	50	_	60		ns	

Fast Page Mode Read-Modify-Write Cycle


Parameter	Symbol	HM511000A /AL-6		HM511000A /AL-7		HM511000A /AL-8		HM511000A /AL-10		HM511000A /AL-12		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		L
Fast Page Mode Read- Modify-Write Cycle Time	^t PCM	70		75	_	85	_	85	_	100	_	ns	

- Notes: 1. AC measurements assume $t_T = 5$ ns.
 - Assumes that t_{RCD} ≤ t_{RCD} (max) and t_{RAD} ≤ t_{RAD} (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 - 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 - 4. Assumes that $t_{RCD} \ge t_{RCD}$ (max), $t_{RAD} \le t_{RAD}$ (max).
 - 5. Assumes that $t_{RCD} \le t_{RCD}$ (max), and $t_{RAD} \ge t_{RAD}$ (max).
 - 6. t_{OFF} (max) is defined as the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
 - 7. Transition times are measured between VIH and VIL.
 - 8. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only, if tRCD is greater than the specified tRCD (max) limit, then access time is controlled exclusively by tCAC-
 - 9. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only, if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
 - 10. twcs, tRwD, tcwD and tAwD are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if t_{WCS} ≥ t_{WCS} (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{RWD} ≥ t_{RWD} (min), t_{CWD} ≥ t_{CWD} (min) and t_{AWD} ≥ t_{AWD} (min), the cycle is a read/write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 - 11. These parameters are referenced to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-
 - 12. An initial pause of 100 µs is required after power-up followed by eight or more initialization cycles (any combination of cycles containing RAS clock such as RAS only refresh). If internal refresh counter is used, eight or more CAS before RAS refresh cycles are required.
 - 13. t_{RASC} is determined by RAS pulse width in fast page mode cycle.
 - 14. Access time is determined by the longer of tAA, tCAC or tACP.




■ TIMING WAVEFORMS

• Read Cycle




• Early Write Cycle




(1) HITACHI

• Delayed Write Cycle




• Read-Modify-Write Cycle




®HITACHI


• RAS Only Refresh Cycle



• CAS Before RAS Refresh Cycle




• Fast Page Mode Read Cycle






Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300


• Fast Page Mode Write Cycle





• Fast Page Mode Read Modify Write Cycle




















96





D115-14


(1) HITACHI














0115-15

(1) HITACHI

Hitachi America, Ltd. • Hitachi Plaza • 2000 Sierra Point Pkwy. • Brisbane, CA 94005-1819 • (415) 589-8300