

Black Box Diagram:



Behavioral Description:

The stack pointer keeps track of the address in the Scratch RAM that is the top of the stack. The stack pointer is used as an input into the Scratch RAM for pushing data onto and popping data off of the stack. As data is pushed on top of the stack, the address is decremented, and as data is popped off the top of the stack, the address is incremented. The stack pointer can also be reset or loaded. All operations of the stack pointer occur synchronously.

Structural Design:



Source Code:

```
module StackPointer(data sp, rst sp, ld sp, incr sp, decr sp, clk,
out_sp);
   input [7:0] data sp;
   input rst sp, ld_sp, incr_sp, decr_sp, clk;
   output reg [7:0] out sp;
   always @(posedge rst sp, posedge clk)
   begin
      if (rst sp == 1)  // asynch reset
        out sp <= 'hF9;
      else if (ld sp == 1)  // load new value
         out sp <= data sp;
      else if (incr sp == 1) // count up (increment)
         out sp <= out sp + 1;
      else if (decr sp == 1)  // count down (decrement)
         out sp <= out sp - 1;
   end
Endmodule
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 02/12/2019 01:38:58 PM
// Design Name:
// Module Name: realControl
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
```

```
module realControl(c flag, z flag, clk, reset, in port, ophi, oplo,
pc reset, sc reset, pc inc, alu opy sel, flg c ld, flg z ld, io strb,
pc ld, rf wr,
pc mux sel, rf wr sel, alu sel, scr we, flag c clr, pc sel,
flag c set,
rst sp, ld sp, incr sp, decr sp, scr addr sel, scr data sel);
    input clk, reset, c flag, z flag;
    input [7:0] in port;
    input [4:0] ophi;
    input [1:0] oplo;
    parameter RESET = 2'b00;
   parameter FETCH = 2'b01;
   parameter EXECUTE = 2'b10;
    logic [1:0] ps, ns;
    output logic [1:0] pc mux sel, rf wr sel, pc sel;
    output logic flag c set, flag c clr, pc reset, sc reset, pc inc;
    output logic scr data sel, alu opy sel, flg c ld, flg z ld,
io strb, pc ld, rf wr, scr we, rst sp, ld sp, incr sp, decr sp;
    output logic [3:0] alu sel, scr addr sel;
    always ff @(posedge clk)
        if(reset)
           ps <= RESET;
        else
           ps <= ns;
    always comb begin
        pc reset <= 1'b0;</pre>
        sc reset <= 'b0;</pre>
        pc inc <= 'b0;
        alu opy sel <= 'b0;
        flg c ld <= 'b0;
        flag c clr <= 'b0;</pre>
       flag c set <= 'b0;</pre>
        flg z ld <= 'b0;
        io strb <= 'b0;
```

```
pc ld <= 'b0;
rf wr <= 'b0;
scr we <= 'b0;
alu sel <= 'b0;
rf wr sel <= 2'b00;
pc mux sel <= 'b0;</pre>
pc sel <= 'b0;</pre>
rst sp <= 'b0;
ld sp <= 'b0;</pre>
incr sp <= 'b0;</pre>
decr sp <= 'b0;</pre>
scr addr sel <= 'b0;</pre>
scr data sel <= 'b0;</pre>
case(ps)
    RESET: begin
        pc reset <= 1'b1;</pre>
        sc reset <= 1'b1;</pre>
         rst sp <= 1'b1;
         ns <= FETCH;
    end
    FETCH: begin
        pc inc <= 1'b1;
        ns <= EXECUTE;
    end
    EXECUTE: begin
        ns <= FETCH;
         pc inc <= 1'b0;
         case(ophi[4])
              1'b0: begin //
                  case({ophi, oplo})
                       7'b0010000: begin //BRN
                           pc ld <= 1'b1;</pre>
                       end
                       7'b0010001: begin // call
                            scr we <= 1'b1;
                           pc ld <= 1'b1;
                           scr addr sel <= 2'b11;</pre>
                            decr sp <= 1'b1;</pre>
```

```
scr data sel <= 1'b1;</pre>
end
7'b0100110: begin // pop
    rf wr <= 1'b1;
    rf wr sel <= 2'b01;
    incr sp <= 1'b1;
    scr addr sel <= 2'b10;</pre>
end
7'b0100101: begin // push
   scr we <= 1'b1;
   rf wr sel <= 2'b01;
    decr sp <= 1'b1;</pre>
    scr addr sel <= 2'b11;</pre>
end
7'b0110010: begin // ret
   incr sp <= 1'b1;
    scr addr sel <= 2'b10;</pre>
    pc mux sel <= 2'b01;</pre>
    pc ld <= 1'b1;</pre>
end
7'b0101000: begin // wsp
   ld sp <= 1'b1;</pre>
end
7'b0001011: begin // st
    scr addr sel <= 2'b00;</pre>
   scr we <= 1'b1;
end
7'b0001010: begin // ld
    rf wr <= 1'b1;
    rf wr sel <= 2'b01;
end
7'b0000100: begin //ADD
    rf wr <= 1'b1;
   flg z ld <= 1'b1;
   flg c ld <= 1'b1;
end
```

```
7'b00000101: begin //ADDC
    rf wr <= 1'b1;
    alu sel <= 4'b0001;
    flg z ld <= 1'b1;
    flg c ld <= 1'b1;
end
7'b00000000: begin //AND
    rf wr <= 1'b1;
    flg z ld <= 1'b1;
   flag c clr <= 1'b1;</pre>
    alu sel <= 4'b0101;
end
7'b01001000: begin //ASR
    rf wr <= 1'b1;
    flg z ld <= 1'b1;
   flg c ld <= 1'b1;
    alu sel <= 4'b1101;
end
7'b0010101: begin //BRCC
    pc sel <= 2'b00;
    pc ld <= ~c flag;</pre>
end
7'b0010100: begin //BRCS
   pc_sel <= 2'b00;</pre>
   pc ld <= c flag;</pre>
end
7'b0010010: begin //BREQ
    pc sel <= 2'b00;</pre>
    pc ld <= z flag;</pre>
end
7'b0010011: begin //BRNE
    pc sel <= 2'b00;</pre>
    pc ld <= ~z flag;</pre>
end
7'b0110000: begin //CLC
```

```
flag c clr <= 1'b1;</pre>
end
7'b0001000: begin //CMP
    alu sel <= 4'b0100;</pre>
    flg c ld <= 1'b1;
   flg z ld <= 1'b1;
end
7'b0100000: begin //LSL
    rf wr <= 1'b1;
    alu sel <= 4'b1001;
    flg c ld <= 1'b1;
   flg z ld <= 1'b1;
end
7'b0100001: begin //LSR
    rf wr <= 1'b1;
    alu sel <= 4'b1010;</pre>
    flg c ld <= 1'b1;
   flg z ld <= 1'b1;
end
7'b0000001: begin //OR
    rf wr <= 1'b1;
    alu sel <= 4'b0110;</pre>
    flag_c_clr <= 1'b1;</pre>
    flg z ld <= 1'b1;
end
7'b0100010: begin //ROL
    rf wr <= 1'b1;
    alu sel <= 4'b1011;</pre>
    flg c ld <= 1'b1;
    flg z ld <= 1'b1;
end
7'b0100011: begin //ROR
    rf wr <= 1'b1;
    alu sel <= 4'b1100;
    flg c ld <= 1'b1;
    flg z ld <= 1'b1;
end
```

```
7'b0110001: begin //SEC
    flag c set <= 1'b1;</pre>
end
7'b0000110: begin //SUB
   rf wr <= 1'b1;
    alu sel <= 4'b0010;
   flg c ld <= 1'b1;
   flg z ld <= 1'b1;
end
7'b0000111: begin //SUBC
    rf wr <= 1'b1;
    alu sel <= 4'b0011;
   flg c ld <= 1'b1;
   flg_z_ld <= 1'b1;
end
7'b0000011: begin //TEST
    rf wr <= 1'b1;
    alu sel <= 4'b1000;
   flag c clr <= 1'b1;</pre>
   flg z ld <= 1'b1;
end
7'b0000010: begin //exor 2 registers
    rf wr <= 1'b1;
   rf wr sel <= 2'b00;
    alu sel <= 4'b0111;
    alu opy sel <= 1'b0;
   flg c ld <= 1'b1;
   flg_z_ld <= 1'b1;
end
7'b0001001: begin //mov with regs
    rf wr <= 1'b1;
   rf wr sel <= 2'b00;
    alu sel <= 4'b1110;
    alu opy sel <= 1'b0;
    flg c ld <= 1'b0;
   flg z ld <= 1'b0;
end
```

```
default: ns <= FETCH;</pre>
    endcase
end
1'b1:
    case(ophi)
        5'b10010: begin //exor with an immediate
            rf wr <= 1'b1;
            rf wr sel <= 2'b00;
            alu sel <= 4'b0111;
            alu opy sel <= 1'b1;</pre>
            flg c ld <= 1'b1;
            flg z ld <= 1'b1;
        end
        7'b11101: begin // st
            scr addr sel <= 2'b01;</pre>
            scr we <= 1'b1;
        end
        7'b11100: begin // ld
            rf wr <= 1'b1;
            rf wr sel <= 2'b01;
            scr addr sel <= 2'b01;</pre>
        end
        5'b10100: begin //ADD
            rf wr <= 1'b1;
            flg z ld <= 1'b1;
            flg c ld <= 1'b1;
            alu opy sel <= 1'b1;</pre>
        end
        5'b10101: begin //ADDC
            rf wr <= 1'b1;
            alu sel <= 4'b0001;
            flg z ld <= 1'b1;
            flg c ld <= 1'b1;
             alu opy sel <= 1'b1;</pre>
        end
        5'b10000: begin //AND
```

```
rf wr <= 1'b1;
    flg z ld <= 1'b1;
    flag c clr <= 1'b1;</pre>
    alu sel <= 4'b0101;
    alu_opy_sel <= 1'b1;</pre>
end
5'b11000: begin //CMP
    alu sel <= 4'b0100;
    flg c ld <= 1'b1;
    flg z ld <= 1'b1;
    alu opy sel <= 1'b1;</pre>
end
5'b10001: begin //OR
    rf wr <= 1'b1;
    alu sel <= 4'b0110;
    flag c clr <= 1'b1;</pre>
    flg z ld <= 1'b1;
    alu opy sel <= 1'b1;</pre>
end
5'b10110: begin //SUB
    rf wr <= 1'b1;
    alu sel <= 4'b0010;</pre>
    flg c ld <= 1'b1;
    flg z ld <= 1'b1;
    alu opy sel <= 1'b1;</pre>
end
5'b10111: begin //SUBC
    rf wr <= 1'b1;
    alu sel <= 4'b0011;
    flg c ld <= 1'b1;
    flg z ld <= 1'b1;
    alu opy sel <= 1'b1;</pre>
end
7'b0000011: begin //TEST
    rf wr <= 1'b1;
    alu sel <= 4'b1000;
    flag_c_clr <= 1'b1;</pre>
    flg z ld <= 1'b1;
```

```
end
                              5'b11001: begin //in
                                  rf wr <= 1'b1;
                                  rf wr sel <= 2'b11;
                                  alu sel <= 4'b0000;
                                  alu opy sel <= 1'b0;</pre>
                                  flg c ld <= 1'b0;
                                  flg z ld <= 1'b0;
                              end
                              5'b11011: begin //mov with immediate
                                  rf wr <= 1'b1;
                                  rf wr sel <= 2'b00;
                                  alu sel <= 4'b1110;
                                  alu opy sel <= 1'b1;</pre>
                                  flg c ld <= 1'b0;
                                  flg z ld <= 1'b0;
                              end
                              5'b11010: begin //out
                                  io strb <= 1'b1;
                              end
                              default: ns <= FETCH;</pre>
                          endcase
                     default: ns <= FETCH;</pre>
                 endcase
            end
             default: ns <= RESET;</pre>
        endcase
    end
endmodule
```

alu opy sel <= 1'b1;</pre>