

Black Box Diagram :




Behavior Design:

In this RAT assignment, we designed a program counter with a multiplex input. We coded this through modules in system verilog. The multiplexor decided on the input from either the stack, immediate input, or an interrupt.


Structure Design:






Verification:

Values:



Test Bench Output



Values	Output
10ns-20ns	0xAA loaded into counter from D1
SEL = 2'b01; D0 = 'hFF; D1 = 'hAA; clr = 1'b0; ld = 1'b1; up = 1'b1;	
20ns-30ns	It can be seen in the Figure above that the counter is cleared.
SEL = 2'b01;	
D0 = 'hFF;	
D1 = 'hAA;	
clr = 1'b1;	
ld = 1'b1;	
up = 1'b1;	
30ns-110ns	Here the interrupt is being loaded and can be seen counting up from 1 due to the fact
SEL = 2'b10;	that 0x3FF is the max address.
D0 = 'hFF;	
D1 = 'hAA;	
clr = 1'b0;	
ld = 1'b1;	
up = 1'b1;	

The test cases shown above in the table were chosen to represent the individual inputs from the multiplexor. Through these test cases we could see that the functionality works. See the table above for more about each test case.

System Verilog Source Code:

```
module PC(D0, D1, clk, ld, up, SEL, clr, rco, count);
   input [9:0] D0, D1;
   input [1:0] SEL;
   input clk, clr, ld, up;
   output rco;
   output [9:0] count;
   wire [9:0] data;
   mux 4 my mux (
       .SEL (SEL),
       .D0
              (D0),
       .D1 (D1),
       .D2
             (10'b1111111111),
       .D3 (10'b000000000),
       .D OUT (data)
   );
   cntr my_cnt(
       .clk (clk),
       .clr
              (clr),
       .up (up),
.ld (ld),
       .data (data),
       .count (count),
       .rco (rco)
   );
endmodule
module cntr(clk, clr, up, ld, data, count, rco);
   input clk, clr, up, ld;
   input [9:0] data;
   output reg [9:0] count;
   output reg rco;
```

```
always ff @(posedge clr, posedge clk)
   begin
       if (clr == 1'b1)  // asynch reset
          count <= 0;
       else if (ld == 1'b1) // load new value
          count <= data;</pre>
       else if (up == 1'b1) // count up (increment)
         //count <= count + 1'b1;
          count++;
   end
   //- handles the RCO, which is direction dependent
   always ff @(count, up)
   begin
      if ( up == 1 && &count == 1'b1)
         rco = 1'b1;
      else if (up == 0 && |count == 1'b0)
         rco = 1'b1;
      else
        rco = 1'b0;
   end
endmodule
module mux 4 (SEL, D0, D1, D2, D3, D OUT);
      input [1:0] SEL;
      input [9:0] D0, D1, D2, D3;
      output reg [9:0] D OUT;
      always @(SEL, D0, D1, D2, D3)
      begin
         if (SEL == 0) D OUT = D0;
         else if (SEL == 1) D OUT = D1;
         else if (SEL == 2) D OUT = D2;
         else if (SEL == 3) D OUT = D3;
         else
                            D OUT = 0;
      end
```

endmodule