

Black Box Diagram:



Behavioral Description:

The RAT_WRAPPER connects the RAT_MCU with the specific modules that interact with the Basys3 development board. Input and output MUXs will connect the IN_PORT and OUT_PORT to a variety of inputs and outputs. Every output will also have a register to keep the output signals constant until specifically changed.

Structural Design:



Source Code:

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 02/12/2019 01:35:38 PM
// Design Name:
// Module Name: realMain
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
```

```
//RATMCU MCU (.IN PORT(s input port), .OUT PORT(s output port),
//
                  .PORT ID(s port id), .IO STRB(s load),
.RESET(s reset),
                  .INTR(s interrupt), .CLK(s clk 50));
//
module RATMCU(clk, reset, in port, interrupt, out port, port id,
io strb);
    input interrupt, clk, reset;
    input [7:0] in port;
    output io strb;
    output [7:0] port id, out port;
    wire [1:0] pc mux sel, rf wr sel, pc sel;
    wire pc reset, sc reset, pc inc, alu opy sel, flg c ld, flg z ld,
pc ld;
   wire [3:0] alu sel;
   wire set c, set z, c out;
   wire [17:0] INSTRUCTION;
    wire [9:0] scr out, count;
    wire [7:0] regInput, alu scr input, scr addr, alu result,
opy out;
    wire rf wr, scr we, z flag, flag c set, flag c clr;
    assign out port = alu scr input;
    assign port id = INSTRUCTION[7:0];
    realControl mycontrol(
       .c_flag (c_out),
        .z_flag (z_flag),
        .clk
                   (clk),
       .reset (reset),
.in_port (in_port),
.ophi (INSTRUCTION[17:13]),
        .oplo (INSTRUCTION[1:0]),
        .pc_reset (pc_reset),
        .sc_reset (sc_reset),
        .pc inc (pc inc),
        .alu opy sel(alu opy sel),
```

```
.flg_c_ld (flg_c_ld),
    .flg_z_ld (flg_z_ld),
   .io_strb (io_strb),
.pc_ld (pc_ld),
.rf_wr (rf_wr),
.scr_we (scr_we),
    .pc mux sel (pc mux sel),
    .rf_wr_sel (rf_wr_sel),
    .alu sel (alu sel),
    .flag c set (flag c set),
    .flag c clr (flag c clr),
    .pc_sel (pc_sel)
);
PC myPC (
    .DO (INSTRUCTION[12:3]),
   .D1 (scr_out),
.clk (clk),
   .ld
          (pc ld),
   .up (pc_inc),
   .SEL (pc_mux_sel),
   .clr (pc_reset),
   .rco
          (),
   .count (count)
);
Scratch myScratch (
    .data in ({2'b00,alu scr input}),
   .SCR_ADDR (scr_addr),
   .SCR_WE (scr_we),
    .clk (clk),
    .data out (scr out)
);
prog rom DUT(
       .ADDRESS (count),
.INSTRUCTION (INSTRUCTION),
        .CLK
                       (clk));
mux 4 regFileMux(
    .SEL (rf_wr_sel),
    .DO (alu result),
    .D1 (scr out[7:0]),
```

```
.D2 (scr addr),
   .D3
          (in port),
   .D OUT (regInput)
);
regFile myRegFile(
   .data in (regInput),
   .X_ADDR (INSTRUCTION[12:8]),
   .Y ADDR
             (INSTRUCTION[7:3]),
   .RF WR
             (rf wr),
   .clk
             (clk),
   .X OUT
             (alu scr input),
   .Y OUT (scr addr)
);
mux 2 alu sel MUX(
   .SEL (alu opy sel),
         (scr addr),
   .D0
          (INSTRUCTION[7:0]),
   .D1
   .D OUT (opy out));
realALU myalu(
   .A (alu scr input),
   .B
          (opy out),
   .Cin (c out),
   .SEL (alu sel),
   .result (alu result),
   .c (set c),
          (set z));
   . Z
flagReg c flag reg(
   .clk (clk),
   .RF_WR (flg_c_ld),
   .data in (set c),
   .flag (c out),
   .clr
          (flag c clr),
          (flag c set)
   .set
);
flagReg z flag reg(
       .clk (clk),
       .RF WR (flg z ld),
       .data in (set z),
```

```
.flag (z flag),
         .clr
               (0)
        .set
               (0)
     );
endmodule
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 02/05/2019 01:08:59 PM
// Design Name:
// Module Name: realMain
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module realALU(A, B, Cin, SEL, result, c, z);
  input [7:0] A, B;
  input [3:0] SEL;
  input Cin;
  output logic [7:0] result;
  output logic c, z;
```

```
logic [8:0] temp result;
always comb begin
    result = 8'b00000000;
    temp result = 8'b00000000;
    c = 0;
    z = 0;
    case (SEL)
        'b0: begin //Add
            temp_result = A + B;
            result = temp result[7:0];
            c = temp result[8];
            if (result == 'b0)
                z = 'b1;
        end
        'b0001: begin //Addc
            temp result = A + B + Cin;
            result = temp result[7:0];
            c = temp result[8];
            if (result == 'b0)
                z = 'b1;
        end
        'b0010: begin //Sub
            temp result = \{1'b1, A\} - B;
            result = temp result[7:0];
            c = \sim temp result[8];
            if (result == 'b0)
                z = b1;
        end
        'b0011: begin //Subc
            temp result = \{1'b1, A\} - B - Cin;
            result = temp result[7:0];
            c = temp result[8];
```

```
if (result == 'b0)
       z = 'b1;
end
'b0100: begin //compare
    temp_result = \{1'b1, A\} - B;
    result = temp result[7:0];
    c = ~temp result[8];
   if (result == 'b0)
       z = b1;
end
'b0101: begin //And
   result = A & B;
   if (result == 'b0)
       z = 'b1;
end
'b0110: begin //or
   result = A \mid B;
   if (result == 'b0)
       z = b1;
end
'b0111: begin //exor
    result = A ^ B;
    if (result == 'b0)
       z = 'b1;
end
'b1000: begin //test
    temp result = A & B;
    if (result == 'b0)
       z = b1;
end
'b1001: begin //lsl
```

```
result = \{A[6:0], Cin\};
    c = A[7];
   if (result == 'b0)
       z = 'b1;
end
'b1010: begin //lsr
   result = \{Cin, A[7:1]\};
    c = A[0];
   if (result == 'b0)
       z = 'b1;
end
'b1011: begin //rol
   c = A[7];
   result = \{A[6:0], A[7]\};
   if (result == 'b0)
       z = 'b1;
end
'b1100: begin //ror
   c = A[0];
   result = \{A[0], A[7:1]\};
   if (result == 'b0)
       z = b1;
end
'b1101: begin //asr
   c = A[0];
    result = \{A[7], A[7:1]\};
   if (result == 'b0)
       z = 'b1;
end
'b1110: begin //mov
   result = B;
end
```

```
'b1111: begin //unused
```

end

endcase

end

endmodule