
EE228 – HW2 Report 4-bit Flash ADC & DAC using ideal components & VerilogA

Muhammad Aldacher


Student ID: 011510317

(1) <u>Using Ideal Components</u>

Comparator



Clocked Comparator





Resistive Ladder & Clocked Comparators




Logic Gates

Inverter







Thermometer-to-Binary Encoder (ROM Encoder)




4-bit Flash ADC




4-bit DAC




Testbench for the ADC & the DAC




Test Results: Analog Waveforms




Test Results: Thermometer Outputs from Comparators



Test Results: Digital Outputs from Encoder




Test Results: DFT from Cadence




Matlab:

Output Waveform reconstructed from sampled data




Matlab: Output spectrum using DFT (from $N = 1 \rightarrow 33$)




(2) <u>Using VerilogA Blocks</u>

(Using a "Ladder & Comparators" VerilogA Block)


4-bit Flash ADC & DAC



Test Results: Analog Waveforms




Test Results: Thermometer Outputs from Comparators



Test Results: Digital Outputs from Encoder




Test Results: DFT from Cadence




Matlab:

Output Waveform reconstructed from sampled data




Matlab: Output spectrum using DFT (from $N = 1 \rightarrow 33$)




(3) Using VerilogA Blocks

(Using "Clocked Comparators" VerilogA Blocks)


4-bit Flash ADC & DAC









Test Results: Analog Waveforms




Test Results: Thermometer Outputs from Comparators



Test Results: Digital Outputs from Encoder




Test Results: DFT from Cadence




Matlab:

Output Waveform reconstructed from sampled data



Matlab: Output spectrum using DFT (from $N = 1 \rightarrow 33$)





Matlab & VerilogA Codes

VerilogA: Clocked Comparator

```
// VerilogA for ADC_Ideal_4bit_FlashADC, VerilogA_ClockedComparator, veriloga
'include "constants.vams"
'include "disciplines.vams"
module VerilogA_ClockedComparator(dout,vref,vin,clk);
parameter real clk th=0.9;
parameter real delay = 0;
parameter real ttime = 1p;
input vin, vref, clk;
output dout;
electrical dout, vref, vin, clk;
real d_result;
analog begin
                      @(cross(V(clk) - clk_th, -1)) begin
                                             if(V(vin) > V(vref)) begin
                                                                   d result = 1;
                                             end
                                             else begin
                                                                   d result = 0;
                                             end
                      end
                      @(cross(V(clk) - clk th, +1)) begin
                                             d result = 0;
                      end
                      V(dout) <+ transition(d_result,delay,ttime);
end
endmodule
```

VerilogA: Resistive Ladder & Comparators

```
// VerilogA for ADC Ideal 4bit FlashADC, VerilogA LadderAndComparators, veriloga
'include "constants.vams"
'include "disciplines.vams"
module
VerilogA LadderAndComparators(vin,clk,vmax,vmin,t0,t1,t2,t3,t4,t5,t6,t7,t8,t9,t10,t11,t1
2,t13,t14);
parameter real vtrans=0.5;
parameter real delay = 0;
parameter real ttime = 1p;
parameter real clk_threshold = 0.9;
                                                                    //vdd is 1.8v
input clk,vin,vmin,vmax;
output t0,t1,t2,t3,t4,t5,t6,t7,t8,t9,t10,t11,t12,t13,t14;
electrical vin, vmin, vmax, clk;
electrical t0.t1.t2.t3.t4.t5.t6.t7.t8.t9.t10.t11.t12.t13.t14:
real step,t_0,t_1,t_2,t_3,t_4,t_5,t_6,t_7,t_8,t_9,t_10,t_11,t_12,t_13,t_14;
analog begin
                      step = (V(vmax)-V(vmin))/16;
                      // Sampling Phase (-1 is for falling edge)
                      @(cross(V(clk) - clk_threshold, -1))
                      begin
                                             if (V(vin) > step+V(vmin))
                                                                    t 0 = 1;
                                             else
                                                                    t 0 = 0;
                                             if (V(vin) > ((2*step)+V(vmin)))
                                                                    t 1 = 1;
                                             else
```

t 1 = 0;

```
if (V(vin) > ((3*step)+V(vmin)))
                       t 2 = 1;
else
                       t 2 = 0;
if (V(vin) > ((4*step)+V(vmin)))
                       t 3 = 1;
else
                       t_3 = 0;
if (V(vin) > ((5*step)+V(vmin)))
                       t 4 = 1;
else
                       t 4 = 0;
if (V(vin) > ((6*step)+V(vmin)))
                       t 5 = 1;
else
                       t 5 = 0;
if (V(vin) > ((7*step)+V(vmin)))
                       t 6 = 1;
else
                       t 6 = 0;
if (V(vin) > ((8*step)+V(vmin)))
                       t_7 = 1;
else
                       t 7 = 0;
if (V(vin) > ((9*step)+V(vmin)))
                       t 8 = 1;
else
                       t 8 = 0;
```

{2} Cont'd

VerilogA: Resistive Ladder & Comparators

end

endmodule

```
if (V(vin) > ((10*step)+V(vmin)))
                       t 9 = 1;
else
                       t 9 = 0;
if (V(vin) > ((11*step)+V(vmin)))
                       t 10 = 1;
else
                       t_10 = 0;
if (V(vin) > ((12*step)+V(vmin)))
                       t_11 = 1;
else
                       t 11 = 0;
if (V(vin) > ((13*step)+V(vmin)))
                       t 12 = 1;
else
                       t_12 = 0;
if (V(vin) > ((14*step)+V(vmin)))
                       t 13 = 1;
else
                       t 13 = 0;
if (V(vin) > ((15*step)+V(vmin)))
                       t_14 = 1;
else
                       t 14 = 0;
```

end

```
@(cross(V(clk) - clk_threshold, +1))
begin
t 0 = 0;
                       t 1 = 0;
                                              t 2 = 0;
t 3 = 0;
                       t 4 = 0;
                                              t 5 = 0;
t 6 = 0;
                       t 7 = 0;
                                              t_8 = 0;
t 9 = 0;
                      t 10 = 0;
                                              t 11 = 0;
t 12 = 0;
                       t 13 = 0;
                                              t 14 = 0;
end
V(t0) <+ transition(t 0,delay,ttime);
V(t1) <+ transition(t 1,delay,ttime);
V(t2) <+ transition(t_2,delay,ttime);
V(t3) <+ transition(t_3,delay,ttime);
V(t4) <+ transition(t_4,delay,ttime);
V(t5) <+ transition(t_5,delay,ttime);
V(t6) <+ transition(t_6,delay,ttime);
V(t7) <+ transition(t 7,delay,ttime);
V(t8) <+ transition(t 8,delay,ttime);
V(t9) <+ transition(t_9,delay,ttime);
V(t10) <+ transition(t_10,delay,ttime);
V(t11) <+ transition(t_11,delay,ttime);
V(t12) <+ transition(t 12,delay,ttime);
V(t13) <+ transition(t_13,delay,ttime);
V(t14) <+ transition(t 14,delay,ttime);
```

VerilogA: Thermometer-To-Binary Encoder

```
// VerilogA for ADC Class, ThermometerToBinary, veriloga
                                                                                                                             else if (V(t10)>0.9) begin
                                                                                                                             d 2 = 0;
                                                                                                                                                                           d 0 = 1; end
                                                                                                      d 3 = 1;
                                                                                                                                                    d 1 = 1;
'include "constants.vams"
                                                                                                                             else if (V(t9)>0.9) begin
'include "disciplines.vams"
                                                                                                      d 3 = 1;
                                                                                                                             d 2 = 0;
                                                                                                                                                    d 1 = 1:
                                                                                                                                                                           d 0 = 0; end
                                                                                                                             else if (V(t8)>0.9) begin
                                                                                                                             d_2 = 0;
module
                                                                                                      d_3 = 1;
                                                                                                                                                    d 1 = 0;
                                                                                                                                                                           d 0 = 1; end
ThermometerToBinary(t0,t1,t2,t3,t4,t5,t6,t7,t8,t9,t10,t11,t12,t13,t14,d0,d1,d2,d3,vdd,vss
                                                                                                                             else if (V(t7)>0.9) begin
);
                                                                                                      d 3 = 1;
                                                                                                                             d 2 = 0;
                                                                                                                                                                           d 0 = 0; end
                                                                                                                                                    d 1 = 0;
                                                                                                                             else if (V(t6)>0.9) begin
parameter real vtrans=0.5;
                                                                                                      d_3 = 0;
                                                                                                                             d_2 = 1;
                                                                                                                                                    d 1 = 1;
                                                                                                                                                                           d_0 = 1; end
parameter real delay = 0;
                                                                                                                             else if (V(t5)>0.9) begin
parameter real ttime = 1p;
                                                                                                      d 3 = 0;
                                                                                                                             d 2 = 1;
                                                                                                                                                    d 1 = 1:
                                                                                                                                                                           d 0 = 0; end
                                                                                                                             else if (V(t4)>0.9) begin
inout vdd,vss;
                                                                                                                                                                           d 0 = 1; end
                                                                                                      d 3 = 0;
                                                                                                                             d 2 = 1;
                                                                                                                                                    d 1 = 0;
input t0,t1,t2,t3,t4,t5,t6,t7,t8,t9,t10,t11,t12,t13,t14;
                                                                                                                             else if (V(t3)>0.9) begin
                                                                                                                                                                           d 0 = 0; end
output d0,d1,d2,d3;
                                                                                                      d_3 = 0;
                                                                                                                             d_2 = 1;
                                                                                                                                                    d 1 = 0;
                                                                                                                             else if (V(t2)>0.9) begin
electrical vdd, vss;
                                                                                                      d 3 = 0;
                                                                                                                             d 2 = 0;
                                                                                                                                                                           d 0 = 1; end
                                                                                                                                                    d 1 = 1;
electrical t0,t1,t2,t3,t4,t5,t6,t7,t8,t9,t10,t11,t12,t13,t14;
                                                                                                                             else if (V(t1)>0.9) begin
                                                                                                      d_3 = 0;
electrical d0,d1,d2,d3;
                                                                                                                             d_2 = 0;
                                                                                                                                                    d 1 = 1;
                                                                                                                                                                           d 0 = 0; end
                                                                                                                             else if (V(t0)>0.9) begin
                                                                                                                             d 2 = 0;
                                                                                                                                                                           d 0 = 1: end
real d_0,d_1,d_2,d_3;
                                                                                                      d 3 = 0;
                                                                                                                                                    d 1 = 0;
real vmid;
                                                                                                                             else begin
                                                                                                      d_3 = 0;
                                                                                                                             d 2 = 0;
                                                                                                                                                                           d 0 = 0; end
                                                                                                                                                    d 1 = 0;
//My inputs are from 0 to Vdd, My outputs are from 0 to 1 (binary codes)
                                                                                                                             V(d3) <+ transition(d 3,delay,ttime);
analog begin
                                                                                                                             V(d2) <+ transition(d_2,delay,ttime);
                      vmid = (V(vdd)+V(vss))/2;
                                                                                                                             V(d1) <+ transition(d_1,delay,ttime);
                                                                                                                             V(d0) <+ transition(d 0,delay,ttime);
                       if (V(t14)>0.9) begin
d_3 = 1;
                       d_2 = 1;
                                             d 1 = 1;
                                                                    d_0 = 1; end
                                                                                                      end
                       else if (V(t13)>0.9) begin
d 3 = 1;
                                              d_1 = 1;
                                                                    d 0 = 0; end
                                                                                                      endmodule
                       d 2 = 1;
                       else if (V(t12)>0.9) begin
d_3 = 1;
                       d 2 = 1;
                                                                    d 0 = 1; end
                       else if (V(t11)>0.9) begin
```

d 3 = 1;

d 2 = 1;

d 1 = 0;

d 0 = 0: end

VerilogA: 4-bit DAC

```
// VerilogA for ADC_Ideal_4bit_FlashADC, VerilogA_DAC_4bit, veriloga
`include "constants.vams"
'include "disciplines.vams"
module VerilogA_DAC_4bit(d0,d1,d2,d3,vout,vdd,vss,vmin,vmax);
parameter real vtrans=0.5;
parameter real delay = 0;
parameter real ttime = 1p;
inout vdd,vss;
input d0,d1,d2,d3;
input vmin, vmax;
output vout;
electrical vout,vdd,vss,d0,d1,d2,d3,vmin,vmax;
real result,d_0,d_1,d_2,d_3;
analog begin
                     d_3 = V(d_3)*8;
                     d_2 = V(d_2)*4;
                     d_1 = V(d1)*2;
                     d 0 = V(d0)*1;
                    result = ((d_3+d_2+d_1+d_0) * ((V(vmax)-V(vmin))/(16))) + V(vmin);
                     V(vout) <+ transition(result,delay,ttime);
end
endmodule
```

Matlab Code: for DFT

```
clc; close all;
%data = importdata('verilogA DAC output.csv');
data = importdata('ideal DAC output.csv');
t = data(:,1);
x = data(:,2);
plot(t,x,'linewidth',2); grid on;
xlabel('time(s)'); ylabel('Voltage(V)')
FS = 1;
fs = 100e6;
fnvquist = fs/2;
N = 64;
cycles = 7;
fx = (cycles/N)*fs;
Afs = 1:
% spectrum
% PrettyFFT Gives ENOB, SNDR, SFDR, SNR
figure
prettyFFT(x); grid on;
figure
s = abs(fft(x,N))
s = s + 1e-7
p = s(1:(N/2)+1);
p = 2*p/N/FS;
f = [0:(N/2)]
stem(f,p,'linewidth',2); grid on;
```

```
figure
f = [0:N-1]
s = 20*log10(2*s/N/FS)
plot(f,s,'linewidth',2); grid on;
xlabel('frequency[bin]'); ylabel('DFT magnitude
[dBFS]')

figure
m = s(1:(N/2)+1);
f = [0:(N/2)]
plot(f,m,'linewidth',2); grid on;
xlabel('frequency[bin]'); ylabel('DFT magnitude
[dBFS]')
```