




Digital Design (DiD)

Field Programmable Gate Array



FPGA


Systems Engineering program
Energy and Environmental Engineering program
Information and Communication Systems program

Silvan Zahno silvan.zahno@hevs.ch
Christophe Bianchi christophe.bianchi@hevs.ch
François Corthay francois.corthay@hevs.ch




Current content of the topic in the course







ASIC vs. FPGA

ASIC vs. FPGA Differences



- ASIC – Application Specific Integrated Circuit



- FPGA – Field Programmable Gate Array

Actel®


ALTERA

intel® | FPGA Design Solutions Network

XILINX®




ASIC vs. FPGA Differences



- ASIC – **A**pplication **S**pecific **I**ntegrated **C**ircuit
 - From the behavior description to the physical layout
 - Designs must be sent to a semiconductor factory for costly and time-consuming production
- FPGA – **F**ield **P**rogrammable **G**ate **A**rray
 - A physical layout ends with a bitstream that is used to configure a device.
 - Purchased on the market and reconfigured by the designers themselves.




ASIC vs. FPGA Differences



- ASIC – Application Specific Integrated Circuit
 - High efficiency
 - Low power consumption
 - Low cost with high volume
- FPGA – Field Programmable Gate Array
 - Commercial standard product
 - Low development costs
 - Short time to market
 - Reconfigurability




ASIC vs. FPGA Differences



- ASIC – **A**pplication **S**pecific **I**ntegrated **C**ircuit
 - von der Verhaltensbeschreibung bis zum physikalischen Layout
 - Entwürfe müssen zur kostspieligen und zeitaufwendigen Herstellung in eine Halbleiterfabrik geschickt werden
- FPGA – **F**ield **P**rogrammable **G**ate **A**rray
 - ein physikalisches Layout endet mit einem Bitstrom, der zur Konfiguration eines Geräts verwendet wird.
 - auf dem Markt gekauft und von den Designern selbst rekonfiguriert.




ASIC vs. FPGA Differences



- ASIC – Application Specific Integrated Circuit
 - Hohe Effizienz
 - Kleine Leistungsaufnahme
 - Niedrige Kosten bei hohem Volumen
- FPGA – Field Programmable Gate Array
 - kommerzielles Standardprodukt
 - niedrige Entwicklungskosten
 - kurze Produkteinführungszeit
 - Rekonfigurierbarkeit




ASIC vs. FPGA Differences



- ASIC – **A**pplication **S**pecific **I**ntegrated **C**ircuit
 - de la description du comportement à l'aménagement physique
 - les conceptions doivent être envoyées pour une fabrication coûteuse et longue dans une fonderie de semi-conducteurs
- FPGA – **F**ield **P**rogrammable **G**ate **A**rray
 - aucun plan d'implantation physique ne se termine par un flux de bits utilisé pour configurer un périphérique
 - achetés sur le marché et reconfigurés par les concepteurs eux-mêmes




ASIC vs. FPGA Differences




- ASIC – **A**pplication **S**pecific **I**ntegrated **C**ircuit
 - haute performance
 - faible puissance
 - faible coût dans des volumes élevés
- FPGA – **F**ield **P**rogrammable **G**ate **A**rray
 - produit commercial standard
 - faible coût de développement
 - délai de mise sur le marché court
 - reconfigurabilité




ASIC vs. FPGA Differences





- ASIC – Application Specific Integrated Circuit
- FPGA – Field Programmable Gate Array







FPGA

FPGA Packaging





FPGA Architecture






FPGA Architecture






FPGA Design
Solutions Network





FPGA I/O Elements




FPGA I/O Elements






FPGA Slice Elements




The Design Warrior's Guide to FPGAs
Devices, Tools, and Flows. ISBN 0750676043
Copyright © 2004 Mentor Graphics Corp. (www.mentor.com)






FPGA Slice Elements




The Design Warrior's Guide to FPGAs
Devices, Tools, and Flows. ISBN 0750676043
Copyright © 2004 Mentor Graphics Corp. (www.mentor.com)



FPGA Slice Elements





The Design Warrior's Guide to FPGAs
Devices, Tools, and Flows. ISBN 0750676043
Copyright © 2004 Mentor Graphics Corp. (www.mentor.com)




FPGA

Slice Elements





The Design Warrior's Guide to FPGAs
Devices, Tools, and Flows. ISBN 0750676043
Copyright © 2004 Mentor Graphics Corp. (www.mentor.com)




FPGA

Slice Elements





The Design Warrior's Guide to FPGAs
Devices, Tools, and Flows. ISBN 0750676043
Copyright © 2004 Mentor Graphics Corp. (www.mentor.com)




FPGA

Logic Elements






The Design Warrior's Guide to FPGAs
Devices, Tools, and Flows. ISBN 0750676043
Copyright © 2004 Mentor Graphics Corp. (www.mentor.com)







FPGA

Logic Elements



FPGA Networks







Design Flow

Design Flow

Implementation



ZaS

DID FPGA

```

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;



ENTITY audioAmp_FPGA IS
  GENERIC(
    gainBitNb  positive := 8
  );
  PORT(
    ADC_bClk      IN std_logic;
    ADC_data      IN std_logic;
    ADC_lrck      IN std_logic;
    ADC_ovf_l     IN std_logic;
    ADC_ovf_r     IN std_logic;
    DAC_zero      IN std_logic;
    clock         IN std_ulogic;
    functionSelect IN std_logic;
    gain_n        IN unsigned (gainBitNb-1 DOWNTO 0);
    reset_n       IN std_ulogic;
    ADC_DAC_rst_n OUT std_logic;
    ADC_bypass    OUT std_logic;
    ADC_osr       OUT std_ulogic_vector (2 DOWNTO 0);
    ADC_sClk      OUT std_logic;
    DAC_bClk      OUT std_logic;
    DAC_data      OUT std_logic;
    DAC_lrck      OUT std_logic;
    DAC_mute      OUT std_logic;
    DAC_sClk      OUT std_logic;
    LED1          OUT std_logic;
    audioPwmL     OUT std_ulogic;
    audioPwmL_n   OUT std_ulogic;
    audioPwmR     OUT std_ulogic;
    audioPwmR_n   OUT std_ulogic;
    stepUpPwm     OUT std_ulogic;
    testOut       OUT std_logic_vector (1 TO 16)
  );
END audioAmp_FPGA ;

```

29

Design Flow

Generation VHDL

A screenshot of the "Log Window" from the software. The window title is "Log Window". The log output is as follows:

```
gates/logic1
◆ Generating entity C:\work\git\Education\eln\projects\solution\eln_chrono\Libs\Gates\vhdl\Logic1_entity.vhd

sequential/DFF
◆ Generating entity C:\work\git\Education\eln\projects\solution\eln_chrono\Libs\Sequential\vhdl\dff_entity.vhd
◆ Generating architecture C:\work\git\Education\eln\projects\solution\eln_chrono\Prefs..\Board\vhdl\eln_chrono_struct.vhd

Generation completed successfully.

Current working directory is C:/work/git/Education/eln/projects/solution/eln_chrono/Scripts

Executing data preparation for plug-in Generic Concatenation


◆ Writing composite output file
'C:/work/git/Education/eln/projects/solution/eln_chrono/Prefs../Board/concat/concatenated.vhd'.

Running executable : $HDS_HOME\resources\perl\bin\perl.exe
Moving to initial directory "C:/work/git/Education/eln/projects/solution/eln_chrono/Board/concat"

Trimming library declarations from concatenated.vhd to eln_chrono.vhd
temporary file spec: eln_chrono.vhd.tmp
```

Design Flow




Generation UCF



```
-----  
# Clock and reset  
#  
NET      "clock"          LOC = "A10";  
NET      "reset_n"         LOC = "A15"    | PULLUP;  
NET      "testMode"        LOC = "T10";  
  
-----  
# Buttons  
#  
NET      "restart_n"      LOC = "E8" ;  
NET      "start_n"         LOC = "G9" ;  
NET      "stop_n"          LOC = "F9" ;  
  
-----  
# LEDs_n  
#  
NET      "LED1"            LOC = "B16";  
NET      "LED2"            LOC = "A16";  
NET      "LEDs_n<1>"      LOC = "E7" ;  
NET      "LEDs_n<2>"      LOC = "B14";  
NET      "LEDs_n<3>"      LOC = "B13";  
NET      "LEDs_n<4>"      LOC = "B11";  
NET      "LEDs_n<5>"      LOC = "A8" ;  
NET      "LEDs_n<6>"      LOC = "C7" ;  
NET      "LEDs_n<7>"      LOC = "A14";  
NET      "LEDs_n<8>"      LOC = "A11";  
  
-----  
# Motor  
#  
NET      "motorOn1"        LOC = "B4" ;  
NET      "motorOn2"        LOC = "B3" ;  
NET      "coil1_n"          LOC = "G6" ;  
NET      "coil2_n"          LOC = "C5" ;  
NET      "coil3_n"          LOC = "C4" ;  
NET      "coil4_n"          LOC = "C3" ;  
  
NET      "sensor_n"        LOC = "A4" ;  
  
-----  
# Globals  
#  
NET  "*" IOSTANDARD = LVCMOS33;
```


Design Flow

Starting Xilinx ISE



Design Flow

Xilinx ISE



The screenshot shows the ISE Project Navigator interface with the following details:

- Project Summary:** eln_chrono.xise
- Parser Errors:** No Errors
- Implementation State:** Programming File Generated
- Target Device:** xc3s500e-5fg320
- Product Version:** ISE 14.7
- Design Goal:** Balanced
- Design Strategy:** Xilinx Default (unlocked)
- Environment:** System Settings
- Final Timing Score:** 0 (Timing Report)

Design Overview:

- Summary
- I/O Properties
- Module Level Utilization
- Timing Constraints
- Pinout Report
- Clock Report
- Static Timing

Errors and Warnings:

- Parser Messages
- Synthesis Messages
- Translation Messages
- Map Messages
- Place and Route Messages
- Timing Messages
- Bitgen Messages
- All Implementation Messages

Detailed Reports:

- Synthesis Report
- Translation Report
- Map Report
- Place and Route Report
- Post-PAR Static Timing Report
- Power Report
- Bitgen Report

Secondary Reports:

- WebTalk Report

Design Properties:


- Enable Message Filtering
- Optional Design Summary Contents
 - Show Clock Report
 - Show Failing Constraints
 - Show Warnings
 - Show Errors

Performance Summary:

Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report
Timing Constraints:	All Constraints Met		

Design Flow

Xilinx ISE Report



EIN_chrono Project Status (11/01/2019 - 11:01:06)			
Project File:	eln_chrono.xise	Parser Errors:	No Errors
Module Name:	EIN_chrono	Implementation State:	Programming File Generated
Target Device:	xc3s500e-5fg320	• Errors:	No Errors
Product Version:	ISE 14.7	• Warnings:	126 Warnings (126 new)
Design Goal:	Balanced	• Routing Results:	All Signals Completely Routed
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met
Environment:	System Settings	• Final Timing Score:	0 (Timing Report)

Device Utilization Summary				
Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Flip Flops	178	9,312	1%	
Number of 4 input LUTs	688	9,312	7%	
Number of occupied Slices	421	4,656	9%	
Number of Slices containing only related logic	421	421	100%	
Number of Slices containing unrelated logic	0	421	0%	
Total Number of 4 input LUTs	784	9,312	8%	
Number used as logic	501			
Number used as a route-thru	96			
Number used as 16x1 RAMs	185			
Number used for 32x1 RAMs	2			
Number of bonded IOBs	29	232	12%	
Number of BUFGMUXs	1	24	4%	
Average Fanout of Non-Clock Nets	4.10			


Performance Summary			
Final Timing Score:	0 (Setup: 0, Hold: 0)	Pinout Data:	Pinout Report
Routing Results:	All Signals Completely Routed	Clock Data:	Clock Report
Timing Constraints:	All Constraints Met		

Detailed Reports					
Report Name	Status	Generated	Errors	Warnings	Infos
Synthesis Report	Current	Fri Nov 1 11:00:10 2019	0	62 Warnings (62 new)	204 Infos (204 new)
Translation Report	Current	Fri Nov 1 11:00:14 2019	0	0	0
Map Report	Current	Fri Nov 1 11:00:25 2019	0	60 Warnings (60 new)	4 Infos (4 new)
Place and Route Report	Current	Fri Nov 1 11:00:54 2019	0	3 Warnings (3 new)	2 Infos (2 new)
Power Report					
Post-PAR Static Timing Report	Current	Fri Nov 1 11:00:57 2019	0	0	6 Infos (6 new)
Bitgen Report	Current	Fri Nov 1 11:01:04 2019	0	1 Warning (1 new)	0

Secondary Reports		
Report Name	Status	Generated
WebTalk Report	Current	Fri Nov 1 11:01:04 2019
WebTalk Log File	Current	Fri Nov 1 11:01:06 2019

Design Flow

Report Synthesis



```
=====
*          Design Summary          *
=====
Top Level Output File Name : ElN_chrono.ngc
Primitive and Black Box Usage:
-----
# BELS           : 889
# BUF            : 1
# GND            : 1
# INV            : 17
# LUT1           : 95
# LUT2           : 47
# LUT2_D         : 1
# LUT2_L         : 3
# LUT3           : 199
# LUT3_D         : 6
# LUT3_L         : 3
# LUT4           : 193
# LUT4_D         : 16
# LUT4_L         : 15
# MUXCY          : 52
# MUXF5          : 141
# MUXF6          : 51
# MUXF7          : 7
# VCC            : 1
# XORCY          : 40
# FlipFlops/Latches
#   FDC           : 48
#   FDCE          : 71
#   FDE           : 44
#   FDP            : 4
#   FDPD           : 11
#   RAMS           : 187
#   RAM16X1D       : 187
# Clock Buffers
#   BUFGP          : 1
#   IO Buffers      : 27
#   IBUF            : 6
#   OBUF            : 21

Device utilization summary:
-----
Selected Device : 3s500efg320-5

Number of Slices:          624 out of 4656 13%
Number of Slice Flip Flops: 178 out of 9312 1%
Number of 4 input LUTs:
  Number used as logic:    595
  Number used as RAMs:     374
Number of IOs:              29
Number of bonded IOBs:      28 out of 232 12%
Number of GCLKs:            1 out of 24 4%
```

=====
* Timing Report *
=====

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

<i>Clock Signal</i>	/ Clock buffer(FF name) / Load /
clock	/ BUFGP / 365 /

Asynchronous Control Signals Information:

<i>Control Signal</i>	/ Buffer(FF name)
/ Load /	

resetSync(I7/out11_INV_0:0)	/
NONE(I0/I_lcdCtl/I_ser/resetCounter_0)/ 133 /	
reset(I1/out11_INV_0:0)	/ NONE(I6/Q)
/ 1 /	


Timing Summary:

Speed Grade: -5

Minimum period: 10.079ns (Maximum Frequency: 99.215MHz)
Minimum input arrival time before clock: 5.798ns
Maximum output required time after clock: 10.466ns
Maximum combinational path delay: 8.860ns

Design Flow

Report Place & Route



Design Information

```
Command Line : map -intstyle ise -p xc3s500e-fg320-5 -cm area -ir off -pr off
-c 100 -o ElN_chrono_map.ncd ElN_chrono.ngd ElN_chronopcf
Target Device : xc3s500e
Target Package : fg320
Target Speed : -5
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date : Fri Nov 01 11:00:17 2019
```

Design Summary

Number of errors:	0
Number of warnings:	60
Logic Utilization:	
Number of Slice Flip Flops:	178 out of 9,312 1%
Number of 4 input LUTs:	688 out of 9,312 7%
Logic Distribution:	
Number of occupied Slices:	421 out of 4,656 9%
Number of Slices containing only related logic:	421 out of 421 100%
Number of Slices containing unrelated logic:	0 out of 421 0%
*See NOTES below for an explanation of the effects of unrelated logic.	
Total Number of 4 input LUTs:	784 out of 9,312 8%
Number used as logic:	501
Number used as a route-thru:	96
Number used as 16x1 RAMs:	185
Number used for 32x1 RAMs:	2
(Two LUTs used per 32x1 RAM)	

The Slice Logic Distribution report is not meaningful if the design is over-mapped for a non-slice resource or if Placement fails.

Number of bonded IOBs:	29 out of 232 12%
Number of BUFGMUXs:	1 out of 24 4%

Average Fanout of Non-Clock Nets: 4.10


Peak Memory Usage: 300 MB
 Total REAL time to MAP completion: 8 secs
 Total CPU time to MAP completion: 2 secs

Design Summary Report:

Number of External IOBs	29 out of 232 12%
Number of External Input IOBs	8
Number of External Input IBUFs	8
Number of LOCed External Input IBUFs	8 out of 8 100%
Number of External Output IOBs	21
Number of External Output IOBs	21
Number of LOCed External Output IOBs	21 out of 21 100%
Number of External Bidir IOBs	0
Number of BUFGMUXs	1 out of 24 4%
Number of Slices	421 out of 4656 9%
Number of SLICEMs	111 out of 2328 4%
Overall effort level (-ol): High	
Placer effort level (-pl): High	
Placer cost table entry (-t): 1	
Router effort level (-rl): High	

Design Flow

Programming



ISE iMPACT (P.20131013) - [Boundary Scan]

File Edit View Operations Output Debug Window Help

iMPACT Flows

- Boundary Scan
- SystemACE
- Create PROM File (PROM File Format...)
- WebTalk Data

Right click

- Add Xilinx Device... Ctrl+D
- Add Non-Xilinx Device... Ctrl+K
- Initialize Chain Ctrl+I**
- Cable Auto Connect
- Cable Setup...
- Output File Type ▾

Boundary Scan

No Cable Connection | No File Open |

ISE iMPACT (P.20131013) - [Boundary Scan]

File Edit View Operations Output Debug Window Help

iMPACT Flows

- Boundary Scan
- SystemACE
- Create PROM File (PROM File Format...)
- WebTalk Data

Right click device to select operations

The diagram shows a boundary scan chain connecting two Xilinx devices: an xc04s bypass chip and an xc3s500e bypass chip. The connection is made via TDI and TDO pins. A cable icon is shown above the chain, indicating a connection between the two devices.

TDI —————— XILINX —————— XILINX —————— TDO



xc04s bypass xc3s500e bypass

Boundary Scan


Configuration | Platform Cable USB | 6 MHz | ush-hs

Design Flow

Programming




FPGA



- We now know everything about:
 - ASIC's
 - FPGA's
 - Implementation

References



- [War17] (English) FPGA Designer Warrior
http://blog.aku.edu.tr/ismailkoyuncu/files/2017/04/01_ebook.pdf
- [Int19] (English) Intel FPGA Website
<https://www.intel.com/content/www/us/en/products/programmable.html>
- [Xil19] (English) Xilinx FPGA Website
<https://www.xilinx.com/>
- [Act19] (English) Actel FPGA Website
<https://www.microsemi.com/product-directory/1636-fpga-soc>

WHY ARE THERE MIRRORS ABOVE BEDS

WHY DO I SAY UH

WHY IS SEA SALT BETTER

WHY ARE THERE TREES IN THE MIDDLE OF FIELDS

WHY IS THERE NOT A POKEMON MMO

WHY IS THERE LAUGHING IN TV SHOWS

WHY ARE THERE DOORS ON THE FREEWAY

WHY ARE THERE SO MANY SVHOST-EXE RUNNING

WHY AREN'T ANY COUNTRIES IN ANTARCTICA

WHY ARE THERE SCARY SOUNDS IN MINECRAFT

WHY IS THERE KICKING IN MY STOMACH

WHY ARE THERE TWO SLASHES AFTER HTTP

WHY ARE THERE CELEBRITIES

WHY DO SNAKES EXIST

WHY DO OYSTERS HAVE PEARLS

WHY ARE DUCKS CALLED DUCKS

WHY DO THEY CALL IT THE CLAP

WHY ARE KYLE AND CARTMAN FRIENDS

WHY IS THERE AN ARROW ON AANG'S HEAD

WHY ARE TEXT MESSAGES BLUE

WHY ARE THERE MUSTACHES ON CLOTHES

WHY WUBA LUBBA DUB DUB MEANING

WHY IS THERE A WHALE AND A POT FALLING

WHY ARE THERE SO MANY BIRDS IN SWISS

WHY IS THERE SO LITTLE RAIN IN WALLIS

WHY IS WALLIS WEATHER FORECAST ALWAYS WRONG

WHY ARE THERE BRIDES/MAIDS

WHY DO DYING PEOPLE REACH UP

HOW FAST IS LIGHTSPEED

WHY ARE OLD KUNGONS DIFFERENT

WHY ARE THERE SQUIRRELS

WHY ARE THERE TINY SPIDERS IN MY HOUSE

WHY DO SPIDERS COME INSIDE

WHY ARE THERE HUGE SPIDERS IN MY HOUSE

WHY ARE THERE LOTS OF SPIDERS IN MY HOUSE

WHY ARE THERE SPIDERS IN MY ROOM

WHY ARE THERE SO MANY SPIDERS IN MY ROOM

WHY DO SPIDER BITES ITCH

WHY IS DYING SO SCARY

WHY IS THERE NO GPS IN LAPTOPS

WHY DO KNEES CLICK

WHY IS THERE CAFFEINE IN MY SHAMPOO

WHY HAVE DINOSAURS NO FUR

WHY ARE SWISS AFRAID OF DRAGONS

WHY IS HTTPS CROSSED OUT IN RED

WHY IS THERE A LINE THROUGH HTTPS

WHY IS THERE A RED LINE THROUGH HTTPS ON TWITTER

WHY IS HTTPS IMPORTANT

WHY ARE THERE WEEKS

WHY DO I FEEL DIZZY

QUESTIONS

CAN BE ASKED BY ANYONE ANYTIME

WHY AREN'T MY ARMS GROWING



WHY ARE THERE SO MANY CROWS IN ROCHESTER

WHY IS TO BE OR NOT TO BE FUNNY

WHY DO CHILDREN GET CANCER

WHY IS POSEIDON ANGRY WITH ODYSSEUS

WHY IS THERE ICE IN SPACE

WHY ARE THERE ANTS IN MY LAPTOP

WHY IS THERE AN OWL IN MY BACKYARD

WHY IS THERE AN OWL OUTSIDE MY WINDOW

WHY IS THERE AN OWL ON THE DOLLAR BILL

WHY DO OWLS ATTACK PEOPLE

WHY ARE FPGA's EVERYWHERE

WHY ARE THERE HELICOPTERS CIRCLING MY HOUSE

WHY ARE THERE GODS

WHY ARE THERE TWO SPOCKS

WHY ARE THERE DUCKS IN MY POOL


WHY IS JESUS WHITE

WHY IS THERE LIQUID IN MY EAR

WHY DO Q TIPS FEEL GOOD

WHY DO PEOPLE DIE

WHY ARE THERE GHOSTS




WHAT IS <https://xkcd.com/1256/>

WHY DO THEY SAY T-MINUS

WHY ARE THERE OBELISKS

WHY ARE WRESTLERS ALWAYS WET

WHY AREN'T THERE GUNS IN



Hes·so // VALAIS
WALLIS



Haute Ecole d'Ingénierie
Hochschule für Ingenieurwissenschaften

Silvan Zahno silvan.zahno@hevs.ch
Christophe Bianchi christophe.bianchi@hevs.ch
François Corthay francois.corthay@hevs.ch

