



## **Computer Architecture**

# Instruction Set Architecture ISA


Information and Communication Systems program




Silvan Zahno silvan.zahno@hevs.ch

# Where are we in the course? Instruction Set Architecture

- Assembly language
- Programming
- Machine language
- Addressing Modes
- Compiling, Assembly & Loading



# Assembly language syntax



Assembly Language: human readable format of instructions

init: addi s0, s0, 4 ; s0 = s0 + 4

# Assembly language syntax



#### Assembly Language: human readable format of instructions

Label OpCode Destination Source Source Comment


mnemonic Operand Operand1 Operand2

init: addi s0, s0, 4 ; s0 = s0 + 4

# Assembly language syntax




Machine language: computer-readable format





- Data Transfer
  - lb, lh, lw, sb, sh, sw, lui
- ALU
  - add, sub, and, or, xor, mul, div, rem, sll, srl
- Control Flow
  - beq, bge, jal, ecall, ebreak
- Floating Point
  - fmadd, fmsub, fadd, fsgnj, fmul, feq
- SIMD / Vector
  - vmul
- String
  - REP MOVSB (x86)

# Flynn's Classifications - SISD - Single Instruction Single Data




- Based on the Von Neumann architecture
- Pipelining can be implemented but only one instruction is executed at any given time

Advantages – Cheap, low power

Disadvantages – limited speed

Examples - Microcontroller




Flynn's Classifications - SIMD - Single Instruction Multiple Data

- Single instruction is executed on multiple pieces of data
- Instructions can be sequential, or parallel


**Advantages** – Very efficient on big data **Disadvantages** – limited to specific applications


**Examples** – GPU, Vector Processor, Array processors, Scientific processing



Flynn's Classifications - SIMD - Single Instruction Multiple Data

#### **Example – Game Development**






Flynn's Classifications - MISD - Multiple Instructions Single Dat

- Same data being processed differently at the same time
- Very specific, not widely used

**Advantages** – real-time fault detection

**Disadvantages** – Very limited application, not available commercially

**Examples** – Space shuttle flight control system




Flynn's Classifications - MIMD - Multiple Instructions Multiple


- Multiple processors performing operations on different pieces of data
- Different instructions can be executed at the same time using different datastreams

**Advantages** – Multitasking

**Disadvantages** – expensive and complicated architecture

**Examples** – Modern PC's, Laptops, Smartphones





RISC vs. CISC

# CISC vs. RISC

Comparison

CISC





#### CISC vs. RISC

# Comparison

#### CISC

Complex instruction set computer

- Empasis on hardware
- Includes multi-clock complex instructions
- Memory-to-memory instructions possible
- Small code size, high cycles per second






#### **RISC**


Reduced instruction set computer

- Empasis on software
- Single-clock, reduced instructions only
- Register-to-register instructions only
- Large code size, low cycles per second

# CISC vs. RISC Example multiplication CISC

MULT 2:3, 5:2








# CISC vs. RISC Example multiplication

#### **RISC**

```
LOAD A, 2:3
LOAD B, 5:2
PROD A, B
STORE 2:3, A
```








**RISC-V ISA** 

## **RISC-V Architecture**



- Developed by Krste Asanovic, David Patterson at UC Berkley 2010
- First widely accepted open-source computer architecture
- Gains a lot of attraction since 2019






#### RISC-V Architecture

# Design Principles

- 1. Simplicity favors regularity
  - Consistent instruction format
  - Same number of operands (2 rs, 1 rd)
  - Easier to encode and handle in hardware
- 2. Make the common case fast
  - Only simple commonly used instructions
  - Decode hw sould be simple, small and fast
- 3. Smaller is faster
  - Only a small number of registers
- 4. Good design demands good compromises



#### Extentions

- ISA Namings are RVXXY
  - RV RISC-V
  - XX Bit number [32, 64, 128]
  - Y one or more extentions


- Commonly used namings
  - RV32I Basis for this course
  - RV64G Linux compatible

Extention	Name
I	Integer base instructions
M	Math, Integer, multiplication and division instr.
Α	Atomic instructions
F	Single-precision floating-point instructions
D	Double-precision floating-point instructions
G	General (I+M+A+F+D)
Q	Quad-precision floating-point instructions
L	Decimal floating-point instructions
С	Compressed instructions (16-bit)
В	Bit manipulation instructions
J	Dynamically translated languages
Т	Tranactional memory instructions
Р	Packed-SIMD instructions
V	Vector operations instructions
N	User-level interrupt instructions

# RISC-V Instructions Registers

RV32 has 32 32-bit registers

Register	ABI Name	Description	Saver	Preserved
x0	zero	Hard-wired zero	-	n/a
x1	ra	Return Address	Caller	No
x2	sp	Stack Pointer	Callee	Yes
х3	gp	Global Pointer	-	n/a
х4	tp	Thread Pointer	-	n/a
x5	t0	Temporary/alternate link register	Caller	No
x6-x7	t1-t2	Temporaries	Caller	No
x8	s0/fp	Saved register	Callee	Yes
x9	s1	Saved register	Callee	Yes
x10-x11	a0-a1	Function arguments/return values	Caller	No
x12-x17	a2-a7	Function arguments	Caller	No
x18-x27	s2-s11	Saved registers	Callee	Yes
x28-x31	t3-t6	Temporaries	Caller	No



# Instructions

# Simple and Complex instructions

C-Code RISC-V





$$a = b + c$$

$$a = b + c - d$$

http://blog.translusion.com/images/posts/RISC-V-cheatsheet-RV32I-4-3.pdf https://risc-v.guru/

# Simple and Complex instructions

#### C-Code






$$a = b + c$$

$$a = b + c - d$$

$$add \ a, \ b, \ c \ \# \ a = b + c$$

add t, b, c 
$$\# t = b + c$$
  
sub a, t, d  $\# a = t - d$ 



**Operands** 

# **Operands**



Operands are physical locations in the computer

- Registers
- Memory
- Constants (also called immediates)

init: addi s0,


$$50,$$
 4 ;  $50 = 50 + 4$ 

#### Revisit add instruction

#### C-Code



$$a = b + c - d$$



#### Rerevisit add instruction

#### C-Code



$$a = b + c - d$$



## addi instruction

C-Code







$$# s0 = a, s1 = b$$

## addi instruction


C-Code








$$# s0 = a, s1 = b$$
 addi s0, s1, 6



Memory

# Memory



- There is too much data to put in the 32 registers
- Store more data in memory
- Memory is large but slow
- Commonly used variables are kept in registers

# Word Addressable Memory



# Example of a Word addressable memory

Word Address		Data V							Vord Number	
•••									•••	
•••									• • •	
0×00000004	4	0	F	ഗ	0	7	8	8	Word 4	
0×00000003	0	1	Ε	Ε	2	8	4	2	Word 3	
0×00000002	F	2	F	1	Α	С	0	7	Word 2	
0×00000001	8	9	Α	В	С	D	Ε	F	Word 1	
0×00000000	0	1	2	3	4	5	6	7	Word 0	
width = 4 bytes										

#### load instructions

Load word: lw

#### **Format:**


lw destination, offset(base)
lw t1, 5(s0)

#### **Address calculation**


- Add base address (s0) to the offset (5)
- Address = (s0+5)

#### Result

t1 holds the data value at address (s0+5)



# load instructions example



Read a word of data at memory address 2 into s3

• Address: (0+2) = 2

• s3 = 0xF2F1AC07

#### **Assembly code:**

lw s3, 2(zero)

Word Address	Data V							Vord Nu	mber	
•••									•••	
•••									•••	
0×00000004	4	0	F	3	0	7	8	8	Word	4
0×00000003	0	1	Ε	Ε	2	8	4	2	Word	3
0×00000002	F	2	F	1	Α	С	0	7	Word	2
0×00000001	8	9	Α	В	С	D	Ε	F	Word	1
0×00000000	0	1	2	3	4	5	6	7	Word	0
width = 4 bytes										

## store instructions

**Store word: SW** 

#### **Format:**

```
sw source, offset(base)
sw t4, 0x3(zero)
```

#### **Address calculation**


- Add base address (zero) to the offset (0x3)
- Address = (0+3)

#### Result

• Data at address (0+3) holds the data from t4



# store instructions example



Write (store) a word in t4 into memory address 3

• Address: (0+0x3) = 3


•  $t4 = 0 \times 01 EE 2842$ 

## **Assembly code:**

sw t4, 0x3(zero)

Word Address				Da	ıta			٧	Vord Nu	mber
•••									•••	
•••									•••	
0×00000004	4	0	F	3	0	7	8	8	Word	4
0×00000003	0	1	Ε	Ε	2	8	4	2	Word	3
0×00000002	F	2	F	1	Α	С	0	7	Word	2
0×00000001	8	9	Α	В	С	D	Ε	F	Word	1
0×00000000	0	1	2	3	4	5	6	7	Word	0
width = 4 bytes										

# Byte Addressable Memory



- RISC-V is byte-addressable memory
- Each databyte has a unique address
- Load/store word or single bytes
  - lb load byte
  - sb store byte
- 32-bit word = 4 bytes, word address increments by 4

Address

• • •

• • •

0×00000010 0×0000000C

0×00000008

0×00000004

0×00000000

40	F3	07	88
01	EE	28	42
F2	F1	AC	07
89	AB	CD	EF

00 01 02 03

| 45 | 67

# Byte Addressable Memory



The address of a memory word must be multiplied by 4.

- Address of memory word 2 is 2\*4=8
- Address of memory word 10 is 10\*4=40
   =0x28

RISC-V is byte-addressed

Address ... 0×00000010 0×0000000C 0×00000008 0×000000004 0×000000000


# load instructions example

Load a word of data at memory address 12 into s3

• s3 = 0x01EE2842

## **Assembly code:**

lb s3, 0xC(zero)



Ado	Iress
-----	-------

•••

• • •

0×00000010 0×0000000C

0×00000008

0×00000004

 $0 \times 000000000$ 

40	F3	07	88
01	EE	28	42
F2	F1	AC	07
89	AB	CD	EF
01	23	45	67

00 01 02 03

# store instructions example



• t7 = 0x40F30788

## **Assembly code:**

sb t7, 0x10(zero)



Address

• • •

• • •


0×00000010 0×0000000C 0×00000008 0×00000004

0×00000000

40 F3 07 88 01 EE 28 42 F2 F1 AC 07 89 AB CD EF 01 23 45 67

00 01 02 03

width = 4bytes




Constants

# Constants 12-bit using addi

C-Code

RISC-V



```
// int is a 32-bit signed word # 50 = a, 51 = b
int a = -372;
int b = a + 6;
addi 51, 50, 6
```

Any immediate that needs more than 12bits cannot use this method

$$[-2048 - + 2047]$$

# Constants 32-bit using lui and addi



lui: puts and immediate in the upper 20 bits of destination register and 0's in lower 12 bits. addi adds the remaining 12 bits

C-Code RISC-V

Remember that addi sign-extends its 12-bit immediate

# Constants 32-bit using lui and addi

If bit 11 of 32bit constant is 1, increment upper 20 bits by 1 in lui

#### C-Code

```
int a = 0xFEDC8EAB;
```


#### Note: $-341 = 0 \times EAB$


#### **RISC-V**

```
# 50 = a

lui 50, 0 \times FEDC9 # 50 = 0 \times FEDC9000

addi 50, 50, -341 # 50 = 0 \times FEDC9000 + 0 \times FFFFFEAB = 0 \times FEDC8EAB
```





# **Logical Instructions**

Logical instructions and, or and xor

# and: useful for masking bits

• E.g. masking all but the least significant byte of a value 0xF234012F and 0x000000FF = 0x0000002F

# or: useful for combining bit fields

• E.g. combing two values: 0xF2340000 or 0x000012BC = 0xF23412BC

# xor: useful for inverting bits







# Example 1: Logical instructions and, or and xor

## **Source Registers**

s1	0100	0110	1010	0001	1111	0001	1011	0111
s2	1111	1111	1111	1111	0000	0000	0000	0000

### RISC-V Code Results

and s3, s1, s2	s3		
or s4, s1, s2	<b>s</b> 4		
xor s5, s1, s2	s5		





# Example 1: Logical instructions and, or and xor

## **Source Registers**

	s1	0100	0110	1010	0001	1111	0001	1011	0111
	s2	1111	1111	1111	1111	0000	0000	0000	0000
RISC-V Code					Res	sults			
and s3, s1, s2	s3	0100	0110	1010	0001	0000	0000	0000	0000
or s4, s1, s2	s4	1111	1111	1111	1111	0000	0001	1011	0111
xor s5, s1, s2	s5	1011	1001	0101	1110	1111	0001	1011	0111





# Example 2: Logical instructions and, or and xor


## **Source Registers**

t3	0011	1010	0111	0101	0000	1101	0110	1111
imm	1111	1111	1111	1111	1111	1010	0011	0100
	<b>←</b>	sign	extenc	led	•			

#### RISC-V Code

andi s5, t3, -1484 s5 ori s6, t3, -1484 s6 xori s7, t3, -1484 s7

#### Results







# Example 2: Logical instructions and, or and xor

## **Source Registers**

t3	0011	1010	0111	0101	0000	1101	0110	1111
imm	1111	1111	1111	1111	1111	1010	0011	0100
	•	sign	extenc	led	•			

#### RISC-V Code

#### Results

andi	s5,	t3,	-1484 s!	0011	1010	0111	0101	0000	1000	0010	0100
ori	s6,	t3,	-1484 s	5 1111	1111	1111	1111	1111	1111	0111	1111
xori	s7,	t3,	-1484 s	1100	0101	1000	1010	1111	0111	0101	1011

-1484 = 0xA34 in 12-bit 2's complement representation

Shift instructions sll, srl and sra

Shift amount is in (lower 5 bits of) a register (0 to 31)

sll: shift left logical

• E.g. sll t0, t1, t2 # t0 = t1 << t2

srl: shift right logical

- E.g. srl t0, t1, t2 # t0 = t1 >> t2
- Fills upper bits with zeros

sra: shift right arithmetic

- E.g. sra t0, t1, t2 # t0 = t1 >>> t2
- Fills upper bits with MSb



Shift instructions sll, srl and sra

Shift amount is an immediate between 0 to 31 (5 bits)

slli: shift left logical immediate


• E.g. slli t0, t1, 23 # t0 = t1 << 23


srli: shift right logical immediate

- E.g. srli t0, t1, 18 # t0 = t1 >> 18
- Fills upper bits with zeros

**srai**: shift right arithmetic immediate

- E.g. srai t0, t1, 5 # t0 = t1 >>> 5
- Fills upper bits with MSb





# Multiplication and Division Instructions

## Multiplication instructions mul, mulh

32x32 multiplication => 64 bit result

```
mul s0, s1, s2
    s0 = lower 32 bit of result
mulh s0, s1, s2
    s0 = upper 32 bit of result, treats operands as signed
For full 64-bit result
mul s3, s1, s2
mulh s4, s1, s2
```

#### **Example:**

```
s1 = 0x40000000 = 2^{30}; s2 = 0x800000000 = -2^{31}

s1 \times s2 =

s4 = ; s3 =
```





# Multiplication instructions mul, mulh

32x32 multiplication => 64 bit result

```
mul s0, s1, s2
    s0 = lower 32 bit of result
mulh s0, s1, s2
    s0 = upper 32 bit of result, treats operands as signed
For full 64-bit result
mul s3, s1, s2
mulh s4, s1, s2
```

#### **Example:**





## Division instructions div, rem

# 32-division => 32-bit quotient &remainder

## **Example:**

```
s1 = 0x00000011 = 17; s2 = 0x00000003 = 3
s1 / s2 =
s1 % s2 =
s3 = ; s4 =
```





# Division instructions div, rem


# 32-division => 32-bit quotient &remainder



$$s1 = 0x00000011 = 17$$
;  $s2 = 0x00000003 = 3$   
 $s1 / s2 = 5$   
 $s1 % s2 = 2$   
 $s3 = 0x00000005$ ;  $s4 = 0x00000002$ 







# **Branch Instructions**

Branch instructions beq, bne, blt, bge, j, jr, jal, jalr

### Conditional

- beq = Branch if equal
- bne = Branch if not equal
- blt = Branch if less than
- bge = Branch if greater than

#### Unconditional

- j = jump (pseudo instruction)
- jr = jump register (pseudo instruction)
- jal = jump and link
- jalr = jump and link register

# Conditional Branch instructions beq

#### RISC-V Code

```
addi s0, zero, 4  # s0 = 0 + 4 = 4
addi s1, zero, 1  # s1 = 0 + 1 = 1
slli s1, s1, 2  # s1 = 1 << 2 = 4
beq s0, s1, target # branch is taken
addi s1, s1, 1  # not executed
sub s1, s1, s0  # not executed

target:
    # label
add s1, s1, s0  # s1 = 4 + 4 = 8</pre>
```

Labels indicate instruction location. They can't be reserved word and must be followed by a colon:



## Conditional Branch instructions bne

#### RISC-V Code

```
addi s0, zero, 4  # s0 = 0 + 4 = 4
addi s1, zero, 1  # s1 = 0 + 1 = 1
slli s1, s1, 2  # s1 = 1 << 2 = 4
bne s0, s1, target # branch not taken
addi s1, s1, 1  # s1 = 4 + 1 = 5
sub s1, s1, s0  # s1 = 5 - 4 = 1

target:
add s1, s1, s0  # s1 = 1 + 4 = 5
```




Unconditional Branch instructions j

#### RISC-V Code

```
j target  # jump to target
srai s1, s1, 2  # not executed
addi s1, s1, 1  # not executed
sub s1, s1, s0  # not executed

target:
add s1, s1, s0  # s1 = 1 + 4 = 5
```



# **Conditional Statements and Loops**

## **Conditional Statement**

- if statements
- if / else statements


## Loops

- while loops
- for loops



## if Statement

#### C Code









## RISC-V Assembly code

#### if Statement

#### C Code






## RISC-V Assembly code

```
# s0 = f, s1 = g, s2 = h
# s3 = i, s4 = j
bne s3, s4, l2  # i == j
add s0, s1 ,s2  # f = g + h
l2:
sub s0, s0, s3 # f = f - i
```

Assembly tests the opposite case (i!=j) of high level code (i==j)

## if/else Statement

#### C Code



#### else

$$f = f - i;$$






## RISC-V Assembly code

$$# s0 = f, s1 = g, s2 = h$$
  
 $# s3 = i, s4 = j$ 

## if/else Statement

#### C Code



#### else

$$f = f - i;$$



### RISC-V Assembly code

```
# s0 = f, s1 = g, s2 = h
# s3 = i, s4 = j
bne s3, s4, else # i == j
add s0, s1 ,s2 # f = g + h
j done
```

#### else:

sub s0, s0, s3 # f = 
$$f - i$$

#### done:

# loops Statement

```
for (initialization; condition; loop operation)
  statement
```

- initialization: executes before the loop begins
- condition: is tested at the beginning of each iteration
- loop operation: executes at the end of each iteration
- statement: executes each time the condition is met



#### for Statement

#### C Code





## RISC-V Assembly code

```
// add the numbers from 0 to 9 # s0 = i, s1 = sum
int sum = 0;
int i;

for(i=0; i!=10; i=i+1){
   sum = sum + i;
}
```

#### for Statement

#### C Code



### RISC-V Assembly code

for with less then comparison

#### C Code





#### RISC-V Assembly code

```
// add the powers of 2 from 1 # s0 = i, s1 = sum
// to 100
int sum = 0;
int i;


for(i=1;i<101; i=i*2){
   sum = sum + i;
}</pre>
```

## for with less then comparison

#### C Code

ZaS





```
// add the powers of 2 from 1 # s0 = sum, s1 = i
// to 100
int sum = 0;
int i;
for(i=1;i<101; i=i*2){
  sum = sum + i;
```

```
addi s0, zero, 0  # sum = 0
 addi s1, zero, 1  # i = 1
 addi t0, zero, 101 # 101
for:
 bge s1, t0, done # i < 101
 add s0, s0, s1 # sum += i
 slli s1, s1, 1 # i *= 2
      for
done:
```

for with less then comparison v2

#### C Code

```
// add the powers of 2 from 1
// to 100
int sum = 0;
int i;

for(i=1;i<101; i=i*2){
   sum = sum + i;
}</pre>
```



#### RISC-V Assembly code

```
# s0 = sum, s1 = i
  addi s0, zero, 0  # sum = 0
  addi s1, zero, 1  # i = 1
  addi t0, zero, 101 # 101

for:
  slt t2, s1, t0  # i < 101
  beq t2, zero, done
  add s0, s0, s1  # sum += i
  slli s1, s1, 1  # i *= 2
  j for


done:</pre>
```

## Compare instructions slt




### slt: set if less than instruction

```
slt t2, s0, t0 # if s0 < t0, t2 = 1
# otherwise t2 = 0</pre>
```



Arrays

## RISC-V Instructions Arrays



## Access large amount of similar data

- Index: access each element
- Size: number of elements

### Arrays

- 5-element array
- Base address = 0x123B4780 = address of first element array[0]
- First step is load the base address into a register

Address	Data		
0×123B4790	array[4]		
0×123B478C	array[3]		
0×123B4788	array[2]		
0×123B4784	array[1]		
0×123B4780	array[0]		

Main Memory

## **Accessing Arrays**

#### C-Code

```
int array[5];
array[0] = array[0] * 2;
array[1] = array[1] * 2;
```

#### **RISC-V Assembly**

```
# s0 = array base address
lui s0, 0x123B4  # load upper base address
addi s0, s0, 0x180  # load lower base address
lw t0, 0(s0)  # array[0]
slli t0, t0, 1  # x2
sw t0, 0(s0)  # store array back
lw t0, 4(s0)  # array[1]
slli t0, t0, 1  # x2
sw t0, 4(s0)  # store array back
```

Address	Data
0×123B4790	array[4]
0×123B478C	array[3]
0×123B4788	array[2]
0×123B4784	array[1]
0×123B4780	array[0]

Main Memory

## Accessing Arrays using for loops

#### C-Code

```
int array[1000];
int i;

for (i=0; i<100; i=i+1)
    array[i] = array[i] * 8;</pre>
```

#### RISC-V Assembly

```
# s0, array base address, s1 = i
# initialize code
   lui s0, 0x23B8F # s0 = 0x23B8F000
   ori s0, s0, 0x400 # s0 = 0x23B8F400
  addi s1, zero, 0 # i = 0
   addi t2. zero. 1000 # t2 = 1000
loop:
  bge s1, t2, done
slli t0, s1, 2 # if not then done
# t0 = i * 4 (byte_offset)
  add t0, t0, s0  # address of array[i]
lw t1, 0(t0)  # t1 = array[i]
slli t1, t1, 3  # t1 = array[i] * 8
sw t1, 0(t0)  # array[i] = array[i] * 8
   addi s1, s1, 1 # i = i + 1
       loop
                             # repeat
done:
```



## Remainder ASCII-Table



Decimal	Hex	Char	Decimal	Hex	Char	Decimal	Hex	Char	Decimal	Hex	Char
0	0	[NULL]	32	20	[SPACE]	64	40	@	96	60	*
1	1	[START OF HEADING]	33	21	1	65	41	A	97	61	a
2	2	[START OF TEXT]	34	22	"	66	42	В	98	62	b
3	3	[END OF TEXT]	35	23	#	67	43	C	99	63	C
4	4	[END OF TRANSMISSION]	36	24	\$	68	44	D	100	64	d
5	5	[ENQUIRY]	37	25	%	69	45	E	101	65	е
6	6	[ACKNOWLEDGE]	38	26	&	70	46	F	102	66	f
7	7	[BELL]	39	27		71	47	G	103	67	q
В	8	[BACKSPACE]	40	28	(	72	48	н	104	68	h
9	9	[HORIZONTAL TAB]	41	29	)	73	49	1	105	69	i
10	A	[LINE FEED]	42	2A	*	74	4A	J	106	6A	j
11	В	[VERTICAL TAB]	43	2B	+	75	4B	K	107	6B	k
12	C	[FORM FEED]	44	2C		76	4C	L	108	6C	1
13	D	[CARRIAGE RETURN]	45	2D	-	77	4D	M	109	6D	m
14	E	[SHIFT OUT]	46	2E		78	4E	N	110	6E	n
15	F	[SHIFT IN]	47	2F	1	79	4F	0	111	6F	0
16	10	[DATA LINK ESCAPE]	48	30	0	80	50	P	112	70	р
17	11	[DEVICE CONTROL 1]	49	31	1	81	51	Q	113	71	q
18	12	[DEVICE CONTROL 2]	50	32	2	82	52	R	114	72	r
19	13	[DEVICE CONTROL 3]	51	33	3	83	53	S	115	73	S
20	14	[DEVICE CONTROL 4]	52	34	4	84	54	Т	116	74	t
21	15	INEGATIVE ACKNOWLEDGET	53	35	5	85	55	U	117	75	u
22	16	[SYNCHRONOUS IDLE]	54	36	6	86	56	V	118	76	V
23	17	[ENG OF TRANS. BLOCK]	55	37	7	87	57	W	119	77	w
24	18	[CANCEL]	56	38	8	88	58	Х	120	78	X
25	19	[END OF MEDIUM]	57	39	9	89	59	Υ	121	79	٧
26	1A	[SUBSTITUTE]	58	3A	:	90	5A	Z	122	7A	z
27	18	[ESCAPE]	59	3B	;	91	5B	1	123	7B	{
28	1C	[FILE SEPARATOR]	60	3C	<	92	5C	1	124	7C	i
29	1D	[GROUP SEPARATOR]	61	3D	=	93	5D	1	125	7D	}
30	1E	[RECORD SEPARATOR]	62	3E	>	94	5E	^	126	7E	~
31	1F	[UNIT SEPARATOR]	63	3F	?	95	5F		127	7F	[DEL]

## **Accessing Arrays of Characters**



#### C-Code

```
char str[80] = "CAT";
int len = 0;


// compute length of
string
while (str[len]) len++;
```

#### Memory

```
1004 0x00
1003 0x54
1002 0x41
1000 0x43
```

#### RISC-V Assembly

```
# s0 = array base address, s1 = len
  addi s1, zero, 0  # len = 0
while:
  add t0, s0, s1  # t0 = address of str[len]
  lb t1, 0(t0)  # t1 = str[len]
  beq t1, zero, done # non zero?
  addi s1, s1, 1  # len++
  j while
done:
```




## **Function Calls**

#### **Function Calls**

- Caller: calling function (in this case main)
- Callee: called function (in this case sum)

#### C Code

```
void main(){
  int y;
  y = sum(42,7);
}
int sum(int a, int b)
  return (a + b);
```




## Simple Function Call

#### C-Code

```
int main(){
simple();
   a= a + b;
}

void simple(){
   return;
}
```



#### RISC-V Assembly

```
0x00000300 main: jal simple # call, ra=0x00000304
0x00000304 add s0, s1, s2
...
```

0x00000051c simple: jr ra # return

void means that simple does not return a value

```
jal simple:
    ra = PC+4 (0x00000304)
    jumps to simple label (PC = 0x0000051c)
jr ra:
    PC = ra(0x00000304)
```

#### **Function Call Convention**



- Passes arguments to a callee
- Jumps to callee

#### Callee:

- **Performs** the function
- Returns result to caller
- Returns to point of call
- Must not overwrite registers or memory needed by caller



Input arguments and return value

#### **RISC-V Conventions**

- Argument values a0-a7
- Return value: a0



Input arguments and return value Example

#### C Code

```
int main(){
 int y;
  y = diffofsums(2, 3, 4, 5); // 4 arguments
int diffofsums(int f, int g, int h, int i){
  int result;
 result = (f + g) - (h + i);
 return result; // return value
```



## Input arguments and return value: Example

#### RISC-V Assembly Code

```
# s7 = y main:
```


```
# s3 = result
diffofsums:
```





Input arguments and return value: Example RISC-V Assembly Code

```
\# s7 = v
main:
    addi a0, zero, 2 # argument 0 = 2
   addi a1, zero, 3 # argument 1 = 3
addi a2, zero, 4 # argument 2 = 4
addi a3, zero, 5 # argument 3 = 5
jal ra diffofsums # call function
    add s7, a0, zero # v = returned
# s3 = result
diffofsums:
   add t0, a0, a1  # t0 = f + g
add t1, a2, a3  # t1 = h + i
sub s3, t0, t1  # result = (f + g) - (h + i)
add a0, s3, zero  # put return value in a0
                                       # return to caller
    ir ra
```




Input arguments and return value: Example

#### RISC-V Assembly Code


#### diffofsums:

```
add t0, a0, a1 # t0 = f + g
add t1, a2, a3 # t1 = h + i
sub s3, t0, t1 # result = (f + g) - (h + i)
```

• Diffofsums overwrote 3 registers: t0, t1, s3




```
jal diffofsums
  is pseudocode for
jal ra diffofsums
```



Stack

#### The Stack

- Memory used to temporarily save variables
- Last-in-frist-out (LIFO) queue
- Expands: uses more memory when more space is needed
- Contracts: uses less memory when the space in no longer required
- Grows down (high to lower memory addresses)
- Stap pointer: sp points to the top of the stack



#### How Functions use the Stack



- Called functions must have no unintended side effects
- But diffofsums overwrites 3 register: t0, t1, s3 RISC-V assembly code

```
# s3 = result
diffofsums:
   add t0, a0, a1 # t0 = f + g
   add t1, a2, a3 # t1 = h + i
   sub s3, t0, t1 # result = (f + g) - (h + i)
   add a0, s3, zero # put return value in a0
   jr ra # return to caller
```

## Storing register values in stack

## RISC-V assembly code

```
\# s3 = result
diffofsums:
    addi sp, sp, -12 # make space on stack to
   # store three registers

SW S3, 8(sp) # save s3 on stack

SW t0, 4(sp) # save t0 on stack

SW t1, 0(sp) # save t1 on stack

add t0, a0, a1 # t0 = f + g

add t1, a2, a3 # t1 = h + i

SUB S3, t0, t1 # result = (f + g) - (h + i)


add a0, s3, zero # put return value in a0


lW S3, 8(sp) # restore s3 from stack

lW t0 h(sp) # restore s3 from stack
                                               # store three registers
    lw t0, 4(sp) # restore t0 trom Stack lw t1, 0(sp) # restore t1 from stack # doallocate stack space
    addi sp, sp, 4
                                       # deallocate stack space
     jalr zero, ra, 0 # return to caller
```



## The Stack during diffofsums Call





## Preserved Registers



Preserved Callee-Saved	Nonpreserved Caller- Saved				
s0-s11	t0-t6				
	a0-a7				
sp	ra				
stack above sp	stack below sp				

## RISC-V Instructions Registers

Register	ABI Name	Description	Saver	Preserved
x0	zero	Hard-wired zero	-	n/a
x1	ra	Return Address	Caller	No
x2	sp	Stack Pointer	Callee	Yes
х3	gp	Global Pointer	-	n/a
х4	tp	Thread Pointer	-	n/a
x5	t0	Temporary/alternate link register	Caller	No
x6-x7	t1-t2	Temporaries	Caller	No
x8	s0/fp	Saved register	Callee	Yes
x9	s1	Saved register	Callee	Yes
x10-x11	a0-a1	Function arguments/return values	Caller	No
x12-x17	a2-a7	Function arguments	Caller	No
x18-x27	s2-s11	Saved registers	Callee	Yes
x28-x31	t3-t6	Temporaries	Caller	No

Storing Saved Registers in the Stack

## RISC-V assembly code


```
\# s3 = result
diffofsums:
 addi sp, sp, -4 # make space on stack to
                   # store one registers
  sw s3, \emptyset(sp) # save s3 on stack
  add t0, a0, a1 \# t0 = f + g
  add t1, a2, a3 \# t1 = h + i
  sub s3, t0, t1 # result = (f + g) - (h + i)
  add a0, s3, zero # put return value in a0
  lw s3, 0(sp) # restore s3 from stack
 addi sp, sp, 4 # deallocate stack space
                   # return to caller
  jr
      ra
```



## Optimized diffofsums

## RISC-V assembly code

```
# a0 = result
diffofsums:
  add t0, a0, a1  # t0 = f + g
  add t1, a2, a3  # t1 = h + i
  sub a0, t0, t1  # result = (f + g) - (h + i)
  jr ra  # return to caller
```



Nested function aka Non-leaf Function Calls



# Non-leaf function: a function that calls another function RISC-V assembly code

```
f1:
  addi sp, sp, -4 # make space on stack
  sw ra, 0(sp) # save ra on stack
  jal f2
  ...
  lw ra, 0(sp) # restore ra from stack
  addi sp, sp, 4 # deallocate stack space
  jr ra # return caller
```

ra must be preseved before a function call


## Non-leaf Function Calls: Example


```
f1:
  addi sp, sp ,-20 # make space on stack for 5 words
  sw a0, 16(sp)
  sw a1, 12(sp)
  sw ra, 8(sp) # save ra on stack
  sw s4, 4(sp)
  sw s5, 0(sp)
  jal f2
 lw ra, 8(sp) # restore ra (and other regs) from stack
  addi sp, sp, 20 # deallocate stack space
 ir ra
# f2 (leaf-function) only uses s4 and calls no functions
f2:
  addi sp, sp, -4 # make space on stack for 1 word
      94, 0(sp)
  SW
     s4, 0 (sp)
  addi sp, sp, 4 # deallocate stack space
                 # return to caller
  jr
```



ZaS CAr ISA 234

## Non-leaf Function Calls: Example





## **Function Call Summary**


#### Caller

- Put arguments in a0-a7
- Save any needed registers (ra, t0-t6/a0-a7)
- Call function: jal callee
- Restore any saved registers
- Look for result in a0

#### Callee

- Save registers that might be distrubed (s0-s11)
- Perform function
- Put result in a0
- Restore registers
- Return: jr ra





Jumps and Pseudoeinstructions

## Jumps



- RISC-V has two types of unconditional jumps
  - Jump and link (jal rd, label)→(jal rd, imm<sub>20:0</sub>)
    - rd = PC+4; PC = PC + imm
  - Jump and link register (jalr rd, rs, imm<sub>11:0</sub>)
    - rd = PC+4; PC = rs + SignExt(imm)

 Linking is the storage of the next executable return address rd

#### Pseudoinstructions



- Pseudoinstructions are not RISC-V instructions but often more convenient for the programmer
- Assembler converts them into RISC-V instructions

## Jump Pseudoinstructions



# Four jump pseudoinstructions exist

```
j imm => jal x0, imm # return address ignored
jal imm => jal ra, imm # return address in ra
jr rs => jalr x0, rs, 0 # return address ignored
# jump address rs+0
ret => jr ra => jalr x0, ra, 0)
```

### Labels

- Label indicated where to jump to
- Represented in jump as immediate offset
  - imm = # bytes past jump instruction
  - In example, below, imm = (0x51C-0x300) = 0x21C

## RISC-V assembly code



## Long Jumps




- 20bits for jal, 12bits for jalr
- Limits how far a program can jump
- Special instruction to help jumping further
  - auipc rd, imm # add upper immediate to PC
    - rd = PC +  $\{imm_{31:12}, 12'b0\}$
- Pseudoinstruction: call imm<sub>31:0</sub>
  - Behaves like jal imm, but allows 32-bit immediate offset
    - ra is used as a temporary register
    - auipc, ra, imm<sub>31:12</sub>
    - jalr ra, ra, imm<sub>11:0</sub>



## **Common Pseudoinstructions**



Pseudoinstruction	RISC-V Instruction
j label	jal zero, label
jr ra	jalr zero, ra, 0
mv t5, s3	addi t5, s3, 0
not s7, t2	xori s7, t2, -1
nop	addi zero, zero, 0
li s8, 0x56789DEF	lui s8, 0x5678A addi s8, s8, 0xDEF
bgt s1, t3, L3	blt t3, s1, L3
bgez t2, L7	bge t2, zero, L7
call L1	auipc ra, imm31:12 jalr ra, ra, imm11:0
ret	jalr zero, ra, 0



Machine Language


## Machine Language

- Binary representation of instructions
- Computers only understand 0's and 1's
- 32-bit instructions
- 5 Types of instructions
  - R4-Type (4 Registers)
  - R-Type (Register)
  - I-Type (Immediate)
  - S/B Type (Store & Branches)
  - U/J Type (Upper Immediate & Jump)



## **Instruction Types**







- Immediate bits mostly occupy consistent instruction bits
  - Simplifies hardware to build the microprocessor
- Sign bit of signed immediate is in msb of instruction


## **Immediate Encodings**







Example: R-Type







# Encoding

add s2, s3, s4 add x18, x19, x20

sub t0, t1, t2 sub x5, x6, x7

funct7	rs2	rs1	funct3	rd	ор
7bits	5bits	5bits	3bits	5bits	7bits
funct7	rs2	rs1	funct3	rd	ор
funct7	rs2	rs1	funct3	rd	ор
funct7	rs2	rs1	funct3	rd	ор

Field Values Machine Code

Field Values Machine Code

Example: R-Type

# Assembly





# Encoding

add	s2,	s3	, S	4
add	x18,	<b>x</b> 1	9,	x20

sub	t0,	t1,	t2
sub	x5,	x6,	x7


funct7	rs2	rs1	funct3	rd	ор
0	20	19	0	18	51
0000000	10100	10011	000	10010	0110011
7bits	5bits	5bits	3bits	5bits	7bits

funct7	rs2	rs1	funct3	rd	ор
32	7	6	0	5	51
0100000	00111	00110	000	00101	0110011
7bits	5bits	5bits	3bits	5bits	7bits

Field Values
Machine Code

 $= 0 \times 01498933$ 

Field Values Machine Code



# Decode Machine Language

## Decode Machine Language




- See Car-Script-RISC-V-Summary.pdf for a decoding reference table
- Start with op & funct3: it tells how to parse the rest
- Extract fields
- op, funct3 and funct7 fields tell the operation

ор	funct3	funct7	Type	Instruct	ion		Description	Operation
0000011 (3)	000	_	I	lb r	rd,	imm(rs1)	load <b>b</b> yte	rd = SignExt([Address][7:0])
0000011 (3)	001	_	I	lh r	rd,	<pre>imm(rs1)</pre>	load half	rd = SignExt([Address][15:0])
0000011 (3)	010	_	I	lw r	rd,	<pre>imm(rs1)</pre>	load word	rd = [Address][31:0]
0000011 (3)	100	_	I	lbu r	rd,	<pre>imm(rs1)</pre>	load <b>b</b> yte <b>u</b> nsigned	rd = ZeroExt([Address][7:0])
0000011 (3)	101	_	I	lhu r	rd,	<pre>imm(rs1)</pre>	load half unsigned	rd = ZeroExt([Address][15:0])
0010011 (19)	000	_	I	addi r	rd,	rs1, imm	add immediate	rd = rs1 + SignExt(imm)
0010011 (19)	001	0000000*	I	slli r	rd,	rs1, uimm	<b>s</b> hift <b>l</b> eft <b>l</b> ogical <b>i</b> mm.	rd = rs1 << uimm
0010011 (19)	010	_	I	slti r	rd,	rs1, imm	<b>s</b> et <b>l</b> ess <b>t</b> han <b>i</b> mm.	rd = (rs1 < SignExt(imm))
0010011 (19)	011	_	I	sltiu r	rd,	rs1, imm	<b>s</b> et <b>l</b> ess <b>t</b> hen <b>i</b> mm. <b>u</b> nsig.	rd = (rs1 < SignExt(imm))
0010011 (19)	100	_	I	xori r	rd,	rs1, imm	<b>xor i</b> mmediate	rd = rs1 ^ SignExt(imm)
0010011 (19)	101	0000000*	I	srli r	rd,	rs1, uimm	<b>s</b> hift <b>r</b> ight <b>l</b> ogical <b>i</b> mm.	rd = rs1 >> uimm 253
0010011 (19)	101	0100000*	I	srai r		rs1, uimm	<b>s</b> hift <b>r</b> ight <b>a</b> rithmetic <b>i</b> mm.	rd = rs1 >>> uimm

## **Instruction Types**






- Immediate bits mostly occupy consistent instruction bits
  - Simplifies hardware to build the microprocessor
- Sign bit of signed immediate is in msb of instruction

Decode Machine Language

0x41FE83B3: 0100 0001 1111 1110 1000 0011 1011 0011

0xFDA48393: 1111 1101 1010 0100 1000 0011 1001 0011

Decode Machine Language




```
0x41FE83B3: 0100 0001 1111 1110 1000 0011 1011 0011
op = 51, funct3 = 0: add or sub (R-Type)
```

funct7 = 01000000: sub

```
0xFDA48393: 1111 1101 1010 0100 1000 0011 1001 0011
op = 19, funct3 = 0: addi (I-Type)
```

## Decode Machine Language





0x41FE83B3:

funct7	rs2	rs1	funct3	rd	ор
0100 000	11111	11101	000	00111	0110011
32	31	29	0	7	51

Machine Code Field Values Assembly

sub x7, x29, x31

sub t2, t4, t6


0xFDA48393:

imm <sub>11:0</sub>	rs1	funct3	rd	ор
1111 1101 1010	01001	000	00111	001 0011
-38	9	0	7	19

Machine Code Field Value


addi x7, x9, -38

addi t2, s1, -38




Compile and Run

## Compile and Run a Program





### Compile a program




- Instructions are also called text
- Data
  - Global/static: allocated before program begins
  - Dynamic: allocated within program

Size of memory =  $2^{32}$  = 4GB

0x00000000 - 0xfffffff

## Memory Map: Example

- Not necessarly defined by the processor but by the OS
- Exception handler
- First bytes instruction to load a boot flash into memory and jump to the instructions
- Text: hold the user program
- Global Data hold global variable and can be small
- Dynamic data: heap from the bottom and stack from the top
  - If they collide mem alloc error



# Assembler Directives




Assembler Directive	Description
.text	Text section
.data	Global data section
.section .foo	Section names .foo
.align N	Align next data/instr on $2^N$ -byte boundary
.balign N	Align next data/instr on N-byte boundary
.globl sym	Label sym is global
.string "str"	Store string "str" in memory
.word w1, w2,, wN	Store N 32bit values in successive memory
.byte b1, b2,, bN	Store N 8bit values in successive memory
.space N	Reserve N bytes to stroe variables
.equ name, constant	Define symbol name with value constant
.end	End of assembly code
725	15/

ZaS CAr ISA 261


## Example using Assembler Directives

```
.globl main # make the main label global
.eau N. 5 # N = 5
.data # global data segment
A: .word 5, 42, -88, 2, -5033, 720, 314
str1: .string "RISC-V"
.align 2 # align next data on 2^2-byte boundary
B: .word 0x32A
.bss # bss segment - variables initialized to 0
C: .space 4
D: .space 1
.balign 4 # align next instruction on 4-byte boundary
.text # text segment (code)
main:
la t0, A # t0 = address of A = 0x2150
la t1, str1 # t1 = address of str1 = 0x216C
la\ t2, B\ \#\ t2 = address of B\ =\ 0x2174
la t3, C # t3 = address of C = 0x2188
la t4, D # t4 = address of D = 0x218C
lw\ t5, N*4(t0)\ \#\ t5 = A[N] = A[5] = 720 = 0x2D0
lw\ t6.\ 0(t2)\ \#\ t6=B=810=0x32A
add t5, t5, t6 # t5 = A[N] + C = 720 + 810 = 1530 = 0x5FA
sw \ t5, 0(t3) \# C = 1530 = 0x5FA
lb\ t5,\ N-1(t1)\ \#\ t5=str1[N-1]=str1[4]='-'=0x2D
sb\ t5,\ 0(t4)\ \#\ D=str1[N-1]=0x2D
la t5, str2 # t5 = address of str2 = 0x140
lb\ t6,\ 8(t5)\ \#\ t6 = str2[8] = 'r' = 0x72
sb\ t6,\ 0(t1)\ \#\ str1[0]\ =\ 'r'\ =\ 0x72
ir ra # return
.section .rodata
```



str2: .string "Hello world!"
.end # end of assembly file

### References



- [1] D. A. Patterson and J. L. Hennessy, *Computer Organization and Design RISC-V Edition*, First Edition. Elsevier, 2017.
- [2] S. L. Harris and D. M. Harris, "Digital Design and Computer Architecture RISC-V Edition," in *Digital Design and Computer Architecture*, First Edition., Elsevier, 2022, pp. IBC1–IBC2. doi: 10.1016/B978-0-12-820064-3.00025-8.
- [3] "Flynn's taxonomy," *Wikipedia*. Jul. 03, 2022. Accessed: Aug. 04, 2022. [Online]. Available: https://en.wikipedia.org/w/index.php?title=Flynn%27s\_taxonomy&oldid=1096210749
- [4] "Instruction cycle," *Wikipedia*. Apr. 20, 2022. Accessed: May 29, 2022. [Online]. Available: <a href="https://en.wikipedia.org/w/index.php?title=Instruction\_cycle&oldid=1083738942">https://en.wikipedia.org/w/index.php?title=Instruction\_cycle&oldid=1083738942</a>
- [5] F. Embeddev, "ISA Resources," *Five EmbedDev*. <a href="https://www.five-embeddev.com//riscv-isa-manual/">https://www.five-embeddev.com//riscv-isa-manual/</a> (accessed Jun. 04, 2022).
- [6] E. Roberts, "RISC vs. CISC." <a href="https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/">https://cs.stanford.edu/people/eroberts/courses/soco/projects/risc/risccisc/</a> (accessed Jun. 02, 2022).
- [7] A. Waterman, K. Asanovic, and F. Embeddev, "RISC-V Instruction Set Manual, Volume I: RISC-V User-Level ISA," *Five EmbedDev*, 2019. <a href="https://www.five-embeddev.com//riscv-isa-manual/latest/riscv-spec.html">https://www.five-embeddev.com//riscv-isa-manual/latest/riscv-spec.html</a> (accessed Jun. 04, 2022).
- [8] F. Embeddev, "RISC-V Quick Reference," *Five EmbedDev*, 2022. <a href="https://www.five-embeddev.com//quickref/tools.htm">https://www.five-embeddev.com//quickref/tools.htm</a> (accessed Jun. 04, 2022).

WHY ARE THERE MIRRORS ABOVE BEDS

WHY DO I SAY WHY IS SEA SALT BETTER IN

WHY ARE THERE TREES IN THE MIDDLE OF FIELDS WHY IS THERE NOT A POKEMON MMO WHY IS THERE LAUGHING IN TV SHOWS ARE THERE DOORS ON THE FREEWAY RE THERE SO MANY SUCHOSTIEXE RUNNING WHY AREN'T ANY COUNTRIES IN ANTARCTIC WHY ARE THERE SCARY SOUNDS IN MINECRAFT WHY IS THERE KICKING IN MY STOMACH WHY ARE THERE TWO SLASHES AFTER HTTP WHY DO SNAKES EXIST> WHY DO OYSTERS HAVE PEARLS WHY ARE DUCKS CALLED DUCKS 🕥 WHY DO THEY CALL IT THE CLAP WHY ARE KYLE AND CARTMAN FRIENDS WHY IS THERE AN ARROW ON AANG'S HEAD 🔊 WHY ARE TEXT MESSAGES BLUE WHY ARE THERE MUSTACHES ON CLOTHES WHY WUBA LUBBA DUB DUB MEANING 'IS THERE A WHALE AND A POT FALLING ARE THERE SO MANY BIRDS IN SWISS WHY IS THERE SO LITTLE RAIN IN WALLIS

WHY AREN'T ECONOMISTS RICH WHY ARE THERE CELEBRITIES WHY DO AMERICANS CALL IT SOCCER TO WHY ARE MY EARS RINGING WHY IS 42 THE ANSWER TO EVERYTHING WHY CAN'T NOBODY ELSE LIFT THORS HAMMER S WHY IS MARVIN ALWAYS SO SAD

WHY ARE THERE SO MANY CROWS IN ROCHESTER TO BE OR NOT TO BE FUNNY DO CHILDREN GET CANCER S WHY IS POSEIDON ANGRY WITH ODYSSEUS WHY IS THERE ICE IN SPACE

WHY AREN'T MY

ARMS GROWING

WHY HAVE DINOSAURS NO FURE WHY ARE SWISS AFRAID OF DRAGONS WHY IS THERE A LINE THROUGH HTTPS

WHY IS EARTH TILTED WHY IS SPACE BLACK WHY IS OUTER SPACE SO COLD WHY ARE THERE PYRAMIDS ON THE MOON

WHY IS NASA SHUTTING DOWN 3

THERE MALE AND FEMALE BIKES ARE THERE BRIDESMAIDS & WHY ARE THERE TINY SPIDERS IN MY HOUSE DO DYING PEOPLE REACH UP ₹WHY DO SPIDERS COME INSIDE HOW FAST IS LIGHTSPEED WHY ARE OLD KLINGONS DIFFERENT TO WHY ARE THERE HUGE SPIDERS IN MY HOUSE WHY ARE THERE WHY ARE THERE LOTS OF SPIDERS IN MY HOUSE 🛪 WHY ARE THERE SPIDERS IN MY ROOM WHY ARE THERE SO MANY SPIDERS IN MY ROOM

SPYDER BITES ITCH DYING SO SCARY

WHY IS THERE AN OWL IN MY BACKYARD WHY IS THERE AN OWL OUTSIDE MY WINDOW WHY IS THERE AN OWL ON THE DOLLAR BILL WHY DO OWLS ATTACK PEOPLE WHY ARE FPGA's EVERYWHERE WHY ARE THERE HELICOPTERS CIRCLING MY HOUSE

WHAT IS https://xkcd·com/1256/ WHY DO THEY SAY T-MINUS WHY ARE THERE OBELISKS

WHY ARE THERE TWO SPOCKS


WHY ARE MY BOOBS ITCHY F WHY ARE CIGARETTES LEGAL WHY IS THERE LIQUID IN MY EAR WHY DO Q TIPS FEEL GOOD

TOWHY IS THERE A RED LINE THROUGH HTTPS ON TWITTER ≤WHY IS HTTPS IMPORTA

WHY AREN'T














Silvan Zahno <a href="mailto:silvan.zahno@hevs.ch">silvan.zahno@hevs.ch</a>