





Computer Architecture

Single-Cycle RISC-V SCR

Information and Communication Systems program



Silvan Zahno <u>silvan.zahno@hevs.ch</u>



RISC-V MicroArchitecture

RISC-V Processor


Instructions

Consider subset of RISC-V instructions:

- R-type instructions
 - add, sub, or, slt
- Memory instructions
 - lw, sw
- Branch instructions
 - beq

RISC-V Processor

Architectural State Elements




Determines everything about a processor at any given moment.


- Architectural state:
 - 32 Registers
 - PC
 - Memory


RISC-V Processor


Architectural State Elements











Single-Cycle RISC-V Processor


Single-Cycle RISC-V Processor


Example Program



Address	Instruction	Type Fi	elds			Machine
0x1000 L7	: lw x6, -4(x9)		m[11:0] 1111111100		F3 rd 010 00110	Language op 0000011 FFC4A303
0x1004	sw x6, 8(x9)			s2 rs1 f 0110 01001 0	f3 imm[4:0] 010 01000	op 0100011 0064A423
0x1008	or x4, x5, x6			s2 rs1 f 0110 00101 1	f3 rd l 10 00100	op 0110011 0062E233
0x100C	beq x4, x4, L7		- , -		f3 imm[4:1,11]	op 1100011 FE420AE3

RISC-V Toplevel






Toplevel

RISC-V

Singlecycle






Instruction lw (I-Type) fetch

Step 1: Fetch instruction






Instruction lw (I-Type) Reg Read


Step 2: Read source operand (rs1) from RF






Instruction lw (I-Type) immediate


Step 3: Extend the immediate






Instruction lw (I-Type) Address

Step 4: Compute the memory address






Instruction lw (I-Type) Mem Read





Step 5: Read data from memory and write it back to register file



Instruction lw (I-Type) PC increment

Step 6: Determine address of next






Instruction sw (S-Type)

Add control signals: ImmSrc, MemWrite






Address Instruction Type Fields Machine Lang imm[11:5] imm[4:0] rs2 rs1 op 0x1004 x6, 8(x9)0000000 00110 01001 010 01000 0100011 0064A423

Instruction or (R-Type)


Add control signals: ALUSrc, ResultScr






Instruction beq (B-Type)

Add control signals: PCSrc








Address Instruction Type Fields Machine Lang imm[12,10:5] rs1 rs2 f3 imm[4:1,11] op 0x100C beq x4, x4, L7 B 1111111 00100 00100 000 10101 1100011 FE420AE3

RISC-V Single-Cycle Single-Cycle – Control Unit

High-Level View








Single-Cycle – Main Decoder

0p	Instr.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALU0p
3	lw	1	00	1	0	1	0	00
35	SW	0	01	1	1	_	0	00
51	or	1		0	0	0	0	10
99	beq	0	10	0	0		1	01




ZaS CAr SCR TUNCO/[5]

ALU Implementation


ALUControl[2:0]	Function
000	addition
001	substract
010	and
011	or
101	slt







ALU Implementation


ALUOp	funct3	Op[5], funct7[5]	Instruction	ALUControl[2:0]
00			lw, sw	000 (add)
01			beq	001 (subtract)
10	000	00,01,10	add	000 (add)
	000	11	sub	001 (subtract)
	010		slt	101 (set less than)
	110		or	010 (or)
	111		and	011 (and)






Single-Cycle Example and x5, x6, x7






	ор	Instruction	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALU0p
5	51	R-Type	1		0	0	0	0	10



Single-Cycle Performance

Program Execution Time




$$T = IC * CPI * CT = \frac{IC * CPI}{f}$$

- T = Execution time
- $IC = N_{instr} = \#$ instructions executed (Instruction Count)
- CPI = Cycles Per Instruction
- $CT = t_{cycle} =$ Cycle Time = duration of clock cycle
- $f = \text{clock frequency} = \frac{1}{t_{cycle}}$


Cycle Time lw instruction





Cycle Time imm instruction





Cycle Time



Single-Cycle critical path:

 $\quad \quad T_{c_single} = t_{PC} + t_{INST_MEM} + \max \left[t_{RF_{read}}, t_{decode} + t_{ext} + t_{MUX} \right] + t_{ALU} + t_{DATA_MEM} + t_{MUX} + t_{RF_write}$

Typical, limiting path are:

• Memory, ALU, register file

$$T_{c_single} = t_{PC} + t_{INST_MEM} + t_{RF_{read}} + t_{ALU} + t_{DATA_MEM} + t_{MUX} + t_{RF_write}$$

Cycle Time





Element	Parameter	Delay (ps)
Programcounter read	t_{PC}	40
Register setup	t_{setup}	50
Multiplexer	t_{MUX}	30
AND-OR Gate	t_{AND_OR}	20
ALU	t_{ALU}	120
Decoder (Control Unit)	t_{dec}	25
Extend Unit	t_{ext}	35
Memory read	t_{MEM}	200
Register file read	t_{RF_read}	100
Register file write	t_{FR_write}	60

$$T_{c_single} = t_{PC} + t_{INST_MEM} + t_{RF_read} + t_{ALU} + t_{DATA_MEM} + t_{MUX} + t_{RF_write}$$

Cycle Time





Element	Parameter	Delay (ps)
Programcounter read	t_{PC}	40
Register setup	t_{setup}	50
Multiplexer	t_{MUX}	30
AND-OR Gate	t_{AND_OR}	20
ALU	t_{ALU}	120
Decoder (Control Unit)	t_{dec}	25
Extend Unit	t_{ext}	35
Memory read	t_{MEM}	200
Register file read	t_{RF_read}	100
Register file write	t_{FR_write}	60

$$T_{c_single} = t_{PC} + t_{INST_MEM} + t_{RF_{read}} + t_{ALU} + t_{DATA_MEM} + t_{MUX} + t_{RF_write}$$
 $T_{c_single} = 40ps + 200ps + 100ps + 120ps + 200ps + 30ps + 60ps = 750ps$

Program Execution Time



Calculate the execution time of a program with 100 billion instructions:

$$T = IC * CPI * CT = \frac{IC * CPI}{f}$$

$$T = 10^{11} * 1 * 750ps = 75s$$

References



- [1] D. A. Patterson and J. L. Hennessy, *Computer Organization and Design RISC-V Edition*, First Edition. Elsevier, 2017.
- [2] S. L. Harris and D. M. Harris, "Digital Design and Computer Architecture RISC-V Edition," in *Digital Design and Computer Architecture*, First Edition., Elsevier, 2022, pp. IBC1–IBC2. doi: 10.1016/B978-0-12-820064-3.00025-8.
- [3] "Instruction cycle," Wikipedia. Apr. 20, 2022. Accessed: May 29, 2022. [Online]. Available: https://en.wikipedia.org/w/index.php?title=Instruction_cycle&oldid=1083738942
- [4] F. Embeddev, "ISA Resources," *Five EmbedDev*. https://www.five-embeddev.com//riscv-isa-manual/ (accessed Jun. 04, 2022).
- [5] A. Waterman, K. Asanovic, and F. Embeddev, "RISC-V Instruction Set Manual, Volume I: RISC-V User-Level ISA," *Five EmbedDev*, 2019. https://www.five-embeddev.com//riscv-isa-manual/latest/riscv-spec.html (accessed Jun. 04, 2022).
- [6] F. Embeddev, "RISC-V Quick Reference," *Five EmbedDev*, 2022. https://www.five-embeddev.com//quickref/tools.htm (accessed Jun. 04, 2022).

WHY ARE THERE MIRRORS ABOVE BEDS

WHY DO I SAY

WHY ARE THERE TREES IN THE MIDDLE OF FIELDS WHY IS THERE NOT A POKEMON MMO WHY IS THERE LAUGHING IN TV SHOWS ARE THERE DOORS ON THE FREEWAY RE THERE SO MANY SUCHOSTIEXE RUNNING WHY AREN'T ANY COUNTRIES IN ANTARCTIC WHY ARE THERE SCARY SOUNDS IN MINECRAFT WHY IS THERE KICKING IN MY STOMACH WHY DO THEY CALL IT THE CLAP WHY ARE THERE MUSTACHES ON CLOTHES WHY WUBA LUBBA DUB DUB MEANING 'IS THERE A WHALE AND A POT FALLING ARE THERE SO MANY BIRDS IN SWISS WHY IS THERE SO LITTLE RAIN IN WALLIS

WHY AREN'T ECONOMISTS RICH WHY ARE THERE CELEBRITIES WHY DO AMERICANS CALL IT SOCCER à WHY ARE MY EARS RINGING WHY IS 42 THE ANSWER TO EVERYTHING WHY CAN'T NOBODY ELSE LIFT THORS HAMMER S WHY IS MARVIN ALWAYS SO SAD

WHY IS THERE ICE IN SPACE

WHY IS EARTH TILTED WHY IS SPACE BLACK WHY IS OUTER SPACE SO COLD WHY ARE THERE PYRAMIDS ON THE MOON

WHY IS NASA SHUTTING DOWN 3

THERE MALE AND FEMALE BIKES ARE THERE BRIDESMAIDS & WHY ARE THERE TINY SPIDERS IN MY HOUSE DO DYING PEOPLE REACH UP ₹WHY DO SPIDERS COME INSIDE HOW FAST IS LIGHTSPEED WHY ARE OLD KLINGONS DIFFERENT TO WHY ARE THERE HUGE SPIDERS IN MY HOUSE WHY ARE THERE WHY ARE THERE LOTS OF SPIDERS IN MY HOUSE 🛪 SQUIRRELS WHY ARE THERE SPIDERS IN MY ROOM WHY ARE THERE SO MANY SPIDERS IN MY ROOM

> SPYDER BITES ITCH DYING SO SCARY

GHOSTS

WHY ARE THERE

WHY IS THERE AN OWL IN MY BACKYARD WHY IS THERE AN OWL OUTSIDE MY WINDOW WHY IS THERE AN OWL ON THE DOLLAR BILL WHY DO OWLS ATTACK PEOPLE WHY ARE FPGA's EVERYWHERE WHY ARE THERE HELICOPTERS CIRCLING MY HOUSE WHY ARE MY BOOBS ITCHY F WHY ARE CIGARETTES LEGAL WHY ARE THERE TWO SPOCKS

WHAT IS https://xkcd·com/1256/ WHY DO THEY SAY T-MINUS WHY ARE THERE OBELISKS

WHY IS THERE LIQUID IN MY EAR WHY DO Q TIPS FEEL GOOD

TOWHY IS THERE A RED LINE THROUGH HTTPS ON TWITTER ≤WHY IS HTTPS IMPORTA

TO BE OR NOT TO BE FUNNY

DO CHILDREN GET CANCER S

WHY AREN'T MY

ARMS GROWING


WHY ARE THERE SO MANY CROWS IN ROCHESTER

WHY IS POSEIDON ANGRY WITH ODYSSEUS


WHY AREN'T


WHY HAVE DINOSAURS NO FURE WHY ARE SWISS AFRAID OF DRAGONS WHY IS THERE A LINE THROUGH HTTPS WHY IS SEA SALT BETTER IN

WHY ARE THERE TWO SLASHES AFTER HTTP WHY DO SNAKES EXIST> WHY DO OYSTERS HAVE PEARLS WHY ARE DUCKS CALLED DUCKS 🕥 WHY ARE KYLE AND CARTMAN FRIENDS WHY IS THERE AN ARROW ON AANG'S HEAD 🔊 WHY ARE TEXT MESSAGES BLUE









Silvan Zahno silvan.zahno@hevs.ch