




### **Computer Architecture**


# Micro-Architecture Arc

Information and Communication Systems program




Silvan Zahno silvan.zahno@hevs.ch

# Recapitulation: CPU Performance Equation



$$T = IC * CPI * CT = \frac{IC * CPI}{f}$$

- T = Execution time
- $IC = N_{instr} = \#$  instructions executed (Instruction Count)
- CPI = Cycles Per Instruction
- $CT = t_{cycle} =$ Cycle **T**ime = duration of clock cycle
- $f = \text{clock frequency} = \frac{1}{t_{cycle}}$



Architectures vs. Microarchitectures

### Architecture vs. Microarchitecture



- "Architecture"/Instruction Set Architecture:
  - Programmer visible state (Memory & Register) Operations (Instructions and how they work)
  - Execution Semantics (interrupts)
  - Input/Output
  - Data Types/Sizes
- Microarchitecture/Organization:
  - Tradeoffs on how to implement ISA for some metric (Speed, Energy, Cost)
  - Examples: Pipeline depth, number of pipelines, cache size, silicon area, peak power, execution ordering, bus widths, ALU widths

### Architecture vs. Microarchitecture


### Same Architecture / Different Microarchitecture

#### **AMD Phenom X4**

- x86 Instruction Set
- Quad Core
- 125W
- Decode 3 Instructions/Cycle/Core
- 64KB L1 I Cache, 64KB L1 D Cache
- 512KB L2 Cache
- Out-of-order
- 2.6GHz


#### **Intel Atom**

- x86 Instruction Set
- Single Core
- 2W
- Decode 2 Instructions/Cycle/Core
- 32KB L1 I Cache, 24KB L1 D Cache
- 512KB L2 Cache
- In-order
- 1.6GHz



### Architecture vs. Microarchitecture

### Different Architecture / Different Microarchitecture





#### **AMD Phenom X4**


- X86 Instruction Set
- **Quad Core**
- 125W
- Decode 3 Instructions/Cycle/Core
- 64KB L1 I Cache, 64KB L1 D Cache
- 512KB L2 Cache
- Out-of-order
- 2.6GHz


#### **IBM POWER7**

- Power Instruction Set
- **Eight Core**
- 200W
- Decode 6 Instructions/Cycle/Core
- 32KB L1 I Cache, 32KB L1 D Cache
- 256KB L2 Cache
- Out-of-order
- 4.25GHz

















































#### Elements






Number Explicitly Named Operands:


### Example Stack machine model





$$(a+b*c)/(a+d*c-e)$$




### Example Stack machine model









### Example Stack machine model







(a+b\*c)/(a+d\*c-e)
Parsetree



# Example Stack machine model


Program	stack	memory refs
push a	r0	a
push b	r0 r1	b
push c	r0 r1 r2	С
*	r0 r1	
+	r0	
push a	r0 r1	a
push d	r0 r1 r2	d
push c	r0 r1 r2 r3	С
*	r0 r1 r2	
+	r0 r1	
push e	r0 r1 r2	е
-	r0 r1	
/	r0	






### Example Stack machine model


```
Program
         stack
                     memory refs
push a
         r0
push b
        r0 r1
push c
        r0 r1 r2
         r0 r1
         r0
         r0 r1
push a
push d
        r0 r1 r2
push c
        r0 r1 r2 r3 c
         r0 r1 r2
        r0 r1
push e
        r0 r1 r2
                      е
         r0 r1
         r0
```






### Example Stack machine model


```
Program
         stack
                     memory refs
push a
         r0
push b
        r0 r1
push c
        r0 r1 r2
         r0 r1
         r0
         r0 r1
push a
push d
        r0 r1 r2
push c
        r0 r1 r2 r3 c
         r0 r1 r2
        r0 r1
push e
        r0 r1 r2
                      е
         r0 r1
         r0
```






### Example Stack machine model


```
Program
         stack
                     memory refs
push a
         r0
push b
        r0 r1
push c
        r0 r1 r2
         r0 r1
         r0
         r0 r1
push a
push d
        r0 r1 r2
push c
        r0 r1 r2 r3 c
         r0 r1 r2
         r0 r1
push e
        r0 r1 r2
                      е
         r0 r1
         r0
```






### Example Stack machine model


```
Program
         stack
                     memory refs
push a
         r0
push b
        r0 r1
push c
        r0 r1 r2
         r0 r1
         r0
+
         r0 r1
push a
push d
        r0 r1 r2
push c
        r0 r1 r2 r3 c
         r0 r1 r2
         r0 r1
push e
        r0 r1 r2
                      е
         r0 r1
         r0
```






### Example Stack machine model


```
Program
         stack
                     memory refs
push a
         r0
push b
        r0 r1
push c
        r0 r1 r2
         r0 r1
         r0
         r0 r1
push a
push d
        r0 r1 r2
push c
        r0 r1 r2 r3 c
         r0 r1 r2
        r0 r1
push e
        r0 r1 r2
                     е
         r0 r1
         r0
```






### Example Stack machine model

```
Program
         stack
                     memory refs
push a
         r0
push b
        r0 r1
push c
        r0 r1 r2
         r0 r1
         r0
         r0 r1
push a
push d
        r0 r1 r2
push c
        r0 r1 r2 r3 c
         r0 r1 r2
         r0 r1
push e
        r0 r1 r2
                      е
         r0 r1
         r0
```






### Example Stack machine model


```
Program
         stack
                     memory refs
push a
         r0
push b
        r0 r1
push c
        r0 r1 r2
         r0 r1
         r0
         r0 r1
push a
push d
        r0 r1 r2
push c
        r0 r1 r2 r3 c
         r0 r1 r2
         r0 r1
push e
        r0 r1 r2
                     е
         r0 r1
         r0
```






### Example Stack machine model

```
Program
         stack
                      memory refs
push a
         r0
push b
        r0 r1
push c
        r0 r1 r2
         r0 r1
         r0
         r0 r1
push a
push d
        r0 r1 r2
push c
        r0 r1 r2 r3 c
         r0 r1 r2
         r0 r1
push e
        r0 r1 r2
                      е
         r0 r1
         r0
```






### Example Stack machine model


```
Program
         stack
                      memory refs
push a
         r0
push b
        r0 r1
push c
        r0 r1 r2
         r0 r1
         r0
         r0 r1
push a
push d
        r0 r1 r2
push c
        r0 r1 r2 r3 c
         r0 r1 r2
         r0 r1
push e
        r0 r1 r2
                      е
         r0 r1
         r0
```






### Example Stack machine model


```
Program
         stack
                      memory refs
push a
         r0
push b
        r0 r1
push c
        r0 r1 r2
         r0 r1
         r0
         r0 r1
push a
push d
        r0 r1 r2
push c
        r0 r1 r2 r3 c
         r0 r1 r2
         r0 r1
push e
        r0 r1 r2
                      е
         r0 r1
         r0
```






### Example Stack machine model


```
Program
         stack
                      memory refs
push a
         r0
push b
        r0 r1
push c
        r0 r1 r2
                      С
         r0 r1
         r0
         r0 r1
push a
push d
        r0 r1 r2
push c
        r0 r1 r2 r3 c
         r0 r1 r2
         r0 r1
push e
        r0 r1 r2
                      е
         r0 r1
         r0
```






### Example Stack machine model


```
Program
         stack
                      memory refs
push a
         r0
push b
        r0 r1
push c
        r0 r1 r2
         r0 r1
         r0
         r0 r1
push a
push d
        r0 r1 r2
push c
        r0 r1 r2 r3 c
         r0 r1 r2
        r0 r1
push e
        r0 r1 r2
                      е
         r0 r1
         r0
```






### Example Stack machine model


```
Program
         stack
                      memory refs
push a
         r0
push b
        r0 r1
push c
        r0 r1 r2
         r0 r1
         r0
         r0 r1
push a
push d
        r0 r1 r2
push c
        r0 r1 r2 r3 c
         r0 r1 r2
        r0 r1
push e
        r0 r1 r2
                      е
         r0 r1
         r0
```





### Example Stack machine model

```
Reverse stack
abc*+adc*+e-/
```





Not efficient use of registers

a & c are fetched twice

#### Exercise Stack machine model

Evaluate the stack in case of a stacksize of 2. How many memory references are there?





```
stack (size = 2) memory refs
Program
push a
         r0
push b
         r0 r1
push c
         r0 r1 r2
         r0 r1
         r0
         r0 r1
push a
         r0 r1 r2
push d
push c
         r0 r1 r2 r3
         r0 r1 r2
         r0 r1
push e
         r0 r1 r2
         r0 r1
         r0
```

#### Exercise Stack machine model


Evaluate the stack in case of a stacksize of 2. How many memory references are there?


- 7 explicit fetch
- 4 implicit fetch
- 4 implicit store






```
stack (size = 2)
                            memory refs
Program
push a
         r0
push b
         r0 r1
push c
         r0 r1 r2
                            c, ss(a)
         r0 r1
                            sf(a)
*
         r0
         r0 r1
push a
         r0 r1 r2
                            d, ss(a+b*c)
push d
push c
         r0 r1 r2 r3
                            c, ss(a)
                            sf(a)
         r0 r1 r2
         r0 r1
                            sf(a+b*c)
                            e, ss(a+b*c)
push e
         r0 r1 r2
                            sf(a+b*c)
         r0 r1
         r0
```







#### Von Neumann


- Same memory holds data and instructions
- A single set of address/data busses between CPU and memory

**Advantages** – Cheaper, less logic, less power consumption

**Disadvantages** – databus speed slower than harvard, bottleneck problems


**Examples** – All Intel x86, ARM7





### Von Neumann 4-step instruction cycle

- **1. Fetch** the instruction from memory into the IR
  - 1. Load the MAR with the PC
  - 2. Place instruction into the MDR
  - Load IR with the MDR
- 2. **Decode** Examinated the IR and decides what to perform
- **3. Execute** Excutes the operation
- **4. Write Back** Write the result back into memory



IR – Instruction Register

MAR – Memory address register

MDR - Memory data register

#### Harvard


- Separate memories or data and instructions
- Two sets of address/data busses between CPU and memory

**Advantages** – greater memory bandwidth, different bit depth between instruction and data


**Disadvantages** – can't use self-modifying code

**Examples** – DSP, ARM9





#### References



- [1] Architecture All Access: Modern FPGA Architecture, (May 13, 2021). Accessed: May 29, 2022. [Online Video]. Available: <a href="https://www.youtube.com/watch?v=EVy4KEj9kZg">https://www.youtube.com/watch?v=EVy4KEj9kZg</a>
- [2] D. Wentzlaff, "Computer Architecture ELE 475 / COS 475." Princeton University, 2019.
- [3] J. L. Hennessy and D. A. Patterson, *Computer Architecture: A Quantitative Approach*, 6th Edition. Elsevier, 2019.
- [4] "Difference Between Von Neumann and Harvard Architecture," *Circuit Globe*, Jun. 10, 2021. <a href="https://circuitglobe.com/difference-between-von-neumann-and-harvard-architecture.html">https://circuitglobe.com/difference-between-von-neumann-and-harvard-architecture.html</a> (accessed Nov. 03, 2022).
- [5] S. L. Harris and D. M. Harris, "Digital Design and Computer Architecture RISC-V Edition," in *Digital Design and Computer Architecture*, First Edition., Elsevier, 2022, pp. IBC1–IBC2. doi: 10.1016/B978-0-12-820064-3.00025-8.
- [6] TU Berlin: Course AES, (Oct. 22, 2018). Accessed: Jul. 18, 2022. [Online Video]. Available: <a href="https://www.youtube.com/channel/UCPSsA8oxlSBjidJsSPdpjsQ">https://www.youtube.com/channel/UCPSsA8oxlSBjidJsSPdpjsQ</a>
- "What's the difference between Von-Neumann and Harvard architectures?" <a href="https://www.microcontrollertips.com/difference-between-von-neumann-and-harvard-architectures/">https://www.microcontrollertips.com/difference-between-von-neumann-and-harvard-architectures/</a> (accessed Nov. 03, 2022).

WHY ARE THERE MIRRORS ABOVE BEDS

WHY DO I SAY

WHY ARE THERE TREES IN THE MIDDLE OF FIELDS WHY IS THERE NOT A POKEMON MMO WHY IS THERE LAUGHING IN TV SHOWS ARE THERE DOORS ON THE FREEWAY RE THERE SO MANY SUCHOSTIEXE RUNNING WHY AREN'T ANY COUNTRIES IN ANTARCTIC WHY ARE THERE SCARY SOUNDS IN MINECRAFT WHY IS THERE KICKING IN MY STOMACH WHY DO THEY CALL IT THE CLAP WHY ARE THERE MUSTACHES ON CLOTHES WHY WUBA LUBBA DUB DUB MEANING 'IS THERE A WHALE AND A POT FALLING ARE THERE SO MANY BIRDS IN SWISS WHY IS THERE SO LITTLE RAIN IN WALLIS

WHY AREN'T ECONOMISTS RICH WHY ARE THERE CELEBRITIES WHY DO AMERICANS CALL IT SOCCER TO WHY ARE MY EARS RINGING WHY IS 42 THE ANSWER TO EVERYTHING WHY CAN'T NOBODY ELSE LIFT THORS HAMMER S WHY IS MARVIN ALWAYS SO SAD

WHY IS THERE ICE IN SPACE

WHY IS EARTH TILTED WHY IS SPACE BLACK WHY IS OUTER SPACE SO COLD WHY ARE THERE PYRAMIDS ON THE MOON

WHY IS NASA SHUTTING DOWN 3

THERE MALE AND FEMALE BIKES ARE THERE BRIDESMAIDS & WHY ARE THERE TINY SPIDERS IN MY HOUSE DO DYING PEOPLE REACH UP ₹WHY DO SPIDERS COME INSIDE HOW FAST IS LIGHTSPEED WHY ARE OLD KLINGONS DIFFERENT TO WHY ARE THERE HUGE SPIDERS IN MY HOUSE WHY ARE THERE WHY ARE THERE LOTS OF SPIDERS IN MY HOUSE 🛪 SQUIRRELS WHY ARE THERE SPIDERS IN MY ROOM WHY ARE THERE SO MANY SPIDERS IN MY ROOM

> SPYDER BITES ITCH DYING SO SCARY

**GHOSTS** 

WHY ARE THERE

WHY IS THERE AN OWL IN MY BACKYARD WHY IS THERE AN OWL OUTSIDE MY WINDOW WHY IS THERE AN OWL ON THE DOLLAR BILL WHY DO OWLS ATTACK PEOPLE WHY ARE FPGA's EVERYWHERE WHY ARE THERE HELICOPTERS CIRCLING MY HOUSE WHY ARE MY BOOBS ITCHY F WHY ARE CIGARETTES LEGAL WHY ARE THERE TWO SPOCKS

WHAT IS https://xkcd·com/1256/ WHY DO THEY SAY T-MINUS WHY ARE THERE OBELISKS

WHY IS THERE LIQUID IN MY EAR WHY DO Q TIPS FEEL GOOD

TOWHY IS THERE A RED LINE THROUGH HTTPS ON TWITTER ≤WHY IS HTTPS IMPORTA

TO BE OR NOT TO BE FUNNY

DO CHILDREN GET CANCER S

WHY AREN'T MY

ARMS GROWING


WHY ARE THERE SO MANY CROWS IN ROCHESTER

WHY IS POSEIDON ANGRY WITH ODYSSEUS

WHY AREN'T

WHY HAVE DINOSAURS NO FURE WHY ARE SWISS AFRAID OF DRAGONS WHY IS THERE A LINE THROUGH HTTPS WHY IS SEA SALT BETTER IN

WHY ARE THERE TWO SLASHES AFTER HTTP WHY DO SNAKES EXIST> WHY DO OYSTERS HAVE PEARLS WHY ARE DUCKS CALLED DUCKS 🕥 WHY ARE KYLE AND CARTMAN FRIENDS WHY IS THERE AN ARROW ON AANG'S HEAD 🔊 WHY ARE TEXT MESSAGES BLUE









Silvan Zahno <a href="mailto:silvan.zahno@hevs.ch">silvan.zahno@hevs.ch</a>