

HEIRV32

32-bit, non-minimal ISA, soft-processor

Hes-so WALAIS WALLIS

School of Engineering

HEIRV32 is an (under-minimal *Instruction Set Architecture*) implementation of the RISC-V microprocessor architecture, intended for teaching. It is developed and implemented during the **C**omputer **Ar**chitecture course. Both a *single-cycle* and a *multi-cycle* versions are available.

It supports basic load (*lw*), store (*sw*), R-type (*add, sub, or, and, slt*), I-type (*addi, ori, andi, slti*), branch (*beq*) and jump (*jal*) instructions.

A dedicated assembler allows for readable codes to be translated to a BRAM file which can be used by HEIRV32 to work.

Reg	gisters		Off	icial ISA S
ABI Name	Description	Saver	1	
zero	Zero constant		I	Integer base instructions
ra	Return address	Caller		Math, Integer multiplication
sp	Stack pointer	Callee	M	and division instructions
gp	Global pointer		-	Atomic instructions
tn	Thread pointer	l —		Cingle precision feating point inc

x2	sp	Stack pointer	Callee	' I
x 3	gp	Global pointer		
x4	tp	Thread pointer		- F
x5- x7	t 0- t 2	Temporaries	Caller	' -
x8	s0 / fp	Saved / frame pointer	Callee	
x9	s1	Saved register	Callee	
x10- x11	a0- a1	Fn args/return values	Caller	
x12- x17	a2- a7	Fn args	Caller	
x18- x27	s2-s11	Saved registers	Callee	' '
x28- x31	t 3- t 6	Temporaries	Caller	
f 0- 7	ft 0- 7	FP temporaries	Caller	, -
f 8- 9	fs0-1	FP saved registers	Callee	
f 10- 11	f a0- 1	FP algs/return values	Caller	
f 12- 17	f a2- 7	FP args	Caller	
f 18- 27	fs2-11	FP saved registers	Callee	1
f 28- 31	ft 8- 11	FP temporaries	Caller	I
x30	leds	Leds wr source	Caller	,
v21	htnc	Ruttons rd source	Evtornal	. –

27 26 25 24

This operation may modify the zero flag:

27 26 25 24

27 26 25 24

In ASM one can use :

register with an immediate value on 12 bits.

This operation may modify the zero flag

This operation may modify the zero flag

rs2

In ASM one can use

The SUB instruction is used to substract two registers from each other.

There is no immediate equivalent of the instruction, result which can obtained by using ADDI with a

AND, ANDI

The AND and ANDI instructions are used to output a bitwise AND of two registers, respectively a

111

andi rd rs1 imm

Set if all bits of the result are zero.

rs1


signed(imm)

	Integer base instructions
M	Math, Integer multiplication
ΙVΙ	and division instructions
A	Atomic instructions
F	Single-precision foating-point instructions
D	Double-precision foating-point instructions (
G	General (combining $I + M + A + F + D$)
Q	Quad-precision foating-point instructions
_ L	Decimal foating point instructions
С	Compressed instructions
В	Bit manipulation instructions
J	Dynamically translated languages
T	Transactional memory instructions
P	Packed-SIMD instructions
	Vector operations instructions
N	User-level interrupt instructions

RV32I Base Instructions

31	27 26 25	24	20 19		15	14 12	11		7	6	0	_
		imm _{31:}	12					rd			0110111	LUI
		imm _{31:}	12					rd			0010111	AUIPC
31	27 26 25	24	20 19		15	14 12	11		7	6	0	-
		imm _{20 10:1 1}	1 19:12	' '		, ,		rd			1101111	JAL
31	27 26 25	24	20 19		15	14 12	11		7	6	0	-
·	imm _{11:0})		rs1	Ì	000		rd			1100111	JALR
31	27 26 25	24	20 19	· ·	15 1	14 12	11		7	6	0	
	imm _{12 10:5}	rs2		rs1	,	000		imm _{4:1 11}			1100011	BEQ
	imm _{12 10:5}	rs2		rs1		001		imm _{4:1 11}			1100011	BNE
'	imm _{12 10:5}	rs2		rs1		100		imm _{4:1 11}			1100011	BLT
	imm _{12 10:5}	rs2		rs1		101		imm _{4:1 11}			1100011	BGE
•	imm _{12 10:5}	rs2		rs1		110		imm _{4:1 11}			1100011	BLTU
'	imm _{12 10:5}	rs2	' '	rs1		111		imm _{4:1 11}	l		1100011	BGEU
31	27 26 25	24	20 19	+ +	15	14 12	11	 	7	6	0	_
	imm _{11:0}	0		rs1		000		rd			0000011	LB
	imm _{11:0}	0		rs1		001		rd			0000011	LH
	imm _{11:0}	0		rs1		010		rd			0000011	LW
'	imm _{11:0}	0		rs1	•	100		rd			0000011	LBU
-	imm _{11:0}	 	+ +	rs1	'	101		rd	-		0000011	LHU
31	27 26 25	24	20 19		15	14 12	11		7	6	0	_
	imm _{11:5}	rs2		rs1		000		imm _{4:0}			0100011	SB
1	imm _{11:5}	rs2	<u> </u>	rs1	'	001		imm _{4:0}			0100011	SH
1	imm _{11:5}	rs2	' '	rs1	1	010		imm _{4:0}			0100011	SW
31	27 26 25	24	20 19	1 1	15	14 12	11		7	6	0	_
	imm _{11:0}	0		rs1	.	000		rd			0010011	ADDI
	imm _{11:0}	0		rs1		010		rd			0010011	SLTI
•	imm _{11:0})		rs1		011		rd			0010011	SLTIU
'	imm _{11:0}	 		rs1	'	100		rd	-		0010011	XORI
+	imm _{11:0}	 	+	rs1	'	110		rd	-		0010011	ORI
'	imm _{11:0}	 	+ +	rs1	'	111		rd	_		0010011	ANDI
31	27 26 25	' 	20 19	+ +	15	14 12	11	 	7	6	0	_
,	0000000	shamt		rs1	'	001		rd			0010011	SLLI
1	0000000	shamt	' '	rs1	'	101		rd			0010011	SRLI
'	0100000	shamt	' '	rs1	'	101		rd	-		0010011	SRAI
1	0000000	rs2	+ + +	rs1	'	000		rd	-		0110011	ADD
+	0100000	rs2	+	rs1	+	000		rd	-		0110011	SUB
+	0000000	rs2	+ + +	rs1	+	001		rd	 		0110011	SLL
-	0000000	rs2	1	rs1	+	010		rd	-		0110011	SLT
+	0000000	+ + +	+ + +	+ +	+	010			-		0110011	SLTU
-	 	rs2	+ -	rs1	+	+ +		rd + + + + +	-			-
-	0000000	rs2	+ +	rs1	+	100		rd 	<u> </u>		0110011	XOR
+	0000000	rs2	+ + +	rs1	,	101		rd 	-		0110011	SRL
-	0100000	rs2	+ + +	rs1	,	101		rd + + + +	<u> </u>		0110011	SRA

HEIRV32 Instruction Set



1101111


signed(imm << 1)

signed(imm << 1)

+

ZERO 1

+




27 26 25 24

27 26 25 24

immediate signed value on 12 bits.

This operation may modify the zero flag:


In ASM one can use:



Immediates Distribution

rs2

0000000



0110011


0110011

ADD, ADDI

• The ADD and ADDI instructions are used to add a register with another one, respectively an

0110011


Set if all bits of the result are zero.



The ALU directly compares the two values, i.e. uses a Look Up Table for this purpose.



31 27 26 25 24 20 19 15 14 12 11 7 6 0										J	Ŀ		•	L	J	F	(L											
The OR and ORI instructions are used to output a bitwise OR of two registers, respectively a register with an immediate value on 12 bits. In ASM one can use:	31	2	27	26	25	24			20	19			15	14		12	11				7	6				0			
The OR and ORI instructions are used to output a bitwise OR of two registers, respectively a register with an immediate value on 12 bits. n ASM one can use:	'	000000	0			,	rs	2			rs	s1	,		110				rd	'		,	01	100	11	'		OR	
The OR and ORI instructions are used to output a bitwise OR of two registers, respectively a register with an immediate value on 12 bits. In ASM one can use:	31	2	7	26	25	24			20	19			15	14	1	12	11				7	6	,		,	0			
register with an immediate value on 12 bits. n ASM one can use:	imm _{11:0}) .				rs1			110)			rd				0010011		11		(ORI		
rd ♥ rd	egis	ster with SM one	aı ca	n ir an u	nm use	edia	ate v				2 bit	:s. ·s1							f tw	o r			rs, re	espe		rs1		imm)	



Architecture

<u>S-type</u>: store

27 26 25 24

27 26 25 24

In ASM one can use: rd

27 26 25 24

In ASM one can use:

beq rs1 rs2 imm

only if two registers values are strictly equivalent.

ZERO 0

rs1 - rs2, and check if the ZERO flag is set. If so, the PC is updated.

It DOES NOT register the current PC value.

jal rd imm

JAL

The Jump And Link instruction is a relative jump (i.e. adds a signed offset to the current PC), while

In higher level languages, such instruction would be used to call a function, i.e. making possible to

+ 4

The immediate value is normally given on 20 bits, but without support for U-type instructions, its

registering the current PC+4 into a given register (default to x1/ra - return address).

resume the operations later after the line issuing the JAL operation.


x1 / ra

HEIRV32 is available in two architectures:

The ALU does not contain a direct comparison system. To check for equality, the ALU will calculate

The multi-cycle architecture cuts down an instruction in three to five clock cycles. With such implementation the memory is synchronous, thus flashs and ram blocks can be used. Faster clock speed can be considered, but pipelining is required to achieve better performances.

The **single-cycle** architecture is easier to begin with, such that all instructions take only one clock cycle to execute. The cons, however, are slower clock speeds (longer path for the data), and asynchronous memory access (takes a lot of place in an FPGA!). This architecture is the following:



Pseudo-instructions

Pseudo-instructions are instructions created by the programmers to simplify the assembler code they write They are aliases for real instructions with specific predefined settings. Those DO NOT exist inside the CPU. They are valid only when used with an assembler which supports For Heirv32, **HEIRV32-ASM** allow one to write assembler code and then translate it to a BRAM-readable format (the memory/instruction part of the CPU). It also produces a binary file, which can be analyzed with specific decompilers (e.g. Ghidra).

NOP

The NOP pseudo-instruction is meant to do nothing, i.e. lose a clock period (e.g. to implement While it is not possible to "do nothing" (except by stopping the clock and thus the whole system), the idea is to perform an operation which does not change the state of the system. There are multiple possibilities for this. In ASM one can use:

-- 000000000 + 00000000 As seen above, the nop instruction is replaced by an addi x0 x0 0 instruction when using the **HEIRV32-ASM**, which tries to add 0 with x0 and register the result in x0, which is already a special

register tied to 0's and that cannot be changed.

MV

The move pseudo-instruction is meant to move a register to another register signed(imm) As seen above, the mv instruction is replaced by an addi rd rs1 0 instruction when using the **HEIRV32-ASM**, which simply adds 0 with rs1 (and so does not modify its value) and register the

The Load Immediate pseudo-instruction is meant to load a register with an immediate value. 0000000+ As seen above, the li instruction is replaced by an addi rd x0 imm instruction when using the

Labels

HEIRV32-ASM, which simply adds the immediate with x0 (i.e. 0) and register the result in rd.

The labels, while not technically instructions, are a way to simplify the offset calculation for the beq and jal instructions. In ASM one can write its code like:

Addr. myLabel: 0x00

0x04

-- the calculated offset will be 0xFFC, i.e. (-8 >> 1) = -4 in 12 bits signed -- the calculated offset will be 0xFFA, i.e. (-12 >> 1) = -6 in 12 bits signed

0x0C **HEIRV32-ASM** will automatically calculate and insert the correct offsets in both instructions. The label must be alone on a line, and the name directly followed by ':'.

The label does not take place in memory (thus why the first nop is at addr 0x00, and not 0x04).