




Computer Architecture


Single-Cycle RISC-V

SCR

Information and Communication Systems program

Silvan Zahno silvan.zahno@hevs.ch






RISC-V MicroArchitecture

RISC-V Processor

Instructions




Consider **subset** of RISC-V instructions:

- R-type instructions
 - **add, sub, or, slt**
- Memory instructions
 - **lw, sw**
- Branch instructions
 - **beq**

RISC-V Processor

Architectural State Elements






Determines everything about a processor at any given moment.

- Architectural state:
 - 32 Registers
 - PC
 - Memory

RISC-V Processor

Architectural State Elements






Single-Cycle RISC-V Processor

Single-Cycle RISC-V Processor



Example Program



Address	Instruction	Type	Fields	Machine Language
0x1000	L7: lw x6, -4(x9)	I	<div>imm[11:0]</div> <div>1111111111100</div> <div>rs1 01001</div> <div>f3 010</div> <div>rd 00110</div> <div>op 0000011</div>	FFC4A303
0x1004	sw x6, 8(x9)	S	<div>imm[11:5]</div> <div>0000000</div> <div>rs2 00110</div> <div>rs1 01001</div> <div>f3 010</div> <div>imm[4:0] 01000</div> <div>op 0100011</div>	0064A423
0x1008	or x4, x5, x6	R	<div>funct7</div> <div>0000000</div> <div>rs2 00110</div> <div>rs1 00101</div> <div>f3 110</div> <div>rd 00100</div> <div>op 0110011</div>	0062E233
0x100C	beq x4, x4, L7	B	<div>imm[12,10:5]</div> <div>1111111</div> <div>rs2 00100</div> <div>rs1 00100</div> <div>f3 000</div> <div>imm[4:1,11] 10101</div> <div>op 1100011</div>	FE420AE3

RISC-V

Toplevel







RISC-V Single-Cycle

Instruction lw (I-Type) fetch


Step 1: Fetch instruction




Address	Instruction	Type	Fields	Machine Lang
0x1000	L7: lw x6, -4(x9)	I	imm[11:0] 111111111100	rs1 f3 rd 01001 010 00110
				op 0000011 FFC4A303

RISC-V Single-Cycle


Instruction `lw` (I-Type) Reg Read



Step 2: Read source operand (`rs1`) from RF




Address	Instruction	Type	Fields				Machine Lang
0x1000	L7: <code>lw x6, -4(x9)</code>	I	imm[11:0] 111111111100	rs1 01001	f3 010	rd 00110	op 0000011 FFC4A303



RISC-V Single-Cycle

Instruction `lw` (I-Type) immediate

Step 3: Extend the **immediate**





Address	Instruction	Type	Fields				Machine Lang
0x1000	L7: lw x6, -4(x9)	I	imm[11:0] 111111111100	rs1 01001	f3 010	rd 00110	op 0000011 FFC4A303

RISC-V Single-Cycle

Instruction `lw` (I-Type) Address


Step 4: Compute the memory address




Address	Instruction	Type	Fields	Machine Lang
0x1000	L7: lw x6, -4(x9)	I	imm[11:0] 111111111100	rs1 f3 rd 01001 010 00110
				op 0000011
				FFC4A303

RISC-V Single-Cycle

Instruction `lw` (I-Type) Mem Read



Step 5: Read data from memory and write it back to register file





Address	Instruction	Type	Fields	Machine Lang
0x1000	L7: lw x6, -4(x9)	I	imm[11:0] 111111111100	rs1 f3 rd 01001 010 00110
				op 0000011
				FFC4A303

324

RISC-V Single-Cycle


Instruction sw (S-Type)

Add control signals: ImmSrc, MemWrite




Address	Instruction	Type	Fields	Machine Lang
0x1004	sw x6, 8(x9)	S	<div>imm[11:5]</div> <div>0000000</div> <div>rs2</div> <div>00110</div> <div>rs1</div> <div>01001</div> <div>f3</div> <div>010</div> <div>imm[4:0]</div> <div>01000</div> <div>op</div> <div>0100011</div>	0064A423

RISC-V Single-Cycle Instruction or (R-Type)



Add control signals: ALUSrc, ResultSrc



Address	Instruction	Type	Fields	Machine Lang
0x1008	or x4, x5, x6	R	funct7 0000000 rs2 00110 rs1 00101 f3 110 rd 00100	op 0110011 0062E233

The diagram illustrates the execution of the `addi` instruction in a MIPS-like processor. The components and their states are as follows:


- PCSrc:** A 1-bit multiplexer selecting between `PCNext` (0) and `0x1000` (1). The output is `PCNext`.
- clk:** A clock signal input to the `PC`, `Register File`, and `Data Memory`.
- PC:** The current program counter, holding `0x100C`. It is also the base address for `Instruction Memory`.
- Instruction Memory:** A memory block with `A` (Address) and `RD` (Read Data) ports. It outputs the instruction `0xFE420AE3` to the `Instr` port of the `Register File`.
- Register File:** A central component with `clk`, `RegWrite` (0), and `ImmSrc` [1:0] (10) inputs. It contains three registers: `A1` (RD1), `A2` (RD2), and `A3` (WD3). `A1` holds `0xE`, `A2` holds `0xE`, and `A3` holds `0xFFA`.
- ALUSrc:** A 1-bit multiplexer selecting between `SrcA` (0) and `SrcB` (1). The output is `SrcA`.
- ALUControl:** A 3-bit input to the `ALU`, holding `110`.
- ALU:** A 32-bit ALU block with `Zero` (1) and `ALUResult` (0x00000000) outputs. It takes `SrcA` and `SrcB` as inputs.
- Data Memory:** A memory block with `clk`, `MemWrite` (0), and `ReadData` (0x00000000) inputs. It has `A` (Address) and `WD` (Write Data) ports.
- WriteData:** A 32-bit multiplexer selecting between `ALUResult` (0) and `ImmExt` (1). The output is `ImmExt`.
- ImmExt:** A 32-bit multiplexer selecting between `ImmSrc` [1:0] (10) and `ImmExt` (0xFFFFFFF4 = -0xC). The output is `ImmExt`.
- Extend:** A 32-bit block that takes `ImmSrc` [1:0] (10) and `ImmExt` (0xFFFFFFF4 = -0xC) as inputs and outputs `ImmExt`.
- PC+4:** A 32-bit adder that takes `PC` (0x100C) and a constant `4` as inputs and outputs `PC+4` (0x1010).
- Result:** A 32-bit multiplexer selecting between `ReadData` (0) and `ImmExt` (1). The output is `Result` (0x1010).

327


RISC-V Single-Cycle

Single-Cycle – Control Unit

High-Level View




Low-Level View




RISC-V Single-Cycle


Single-Cycle – Main Decoder




Op	Instr.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	lw	1	00	1	0	1	0	00
35	sw	0	01	1	1	–	0	00
51	or	1	--	0	0	0	0	10
99	beq	0	10	0	0	--	1	01




RISC-V Single-Cycle ALU Implementation




ALUControl[2:0]	Function
000	addition
001	subtract
010	and
011	or
101	slt



RISC-V Single-Cycle ALU Implementation





ALUOp	funct3	Op[5], funct7[5]	Instruction	ALUControl[2:0]
00	---	--	lw, sw	000 (add)
01	---	--	beq	001 (subtract)
10	000	00,01,10	add	000 (add)
	000	11	sub	001 (subtract)
	010	--	slt	101 (set less than)
	110	--	or	010 (or)
	111	--	and	011 (and)




RISC-V Single-Cycle

Single-Cycle Example and x5, x6, x7




	op	Instruction	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
ZaS	51	R-Type	1	--	0	0	0	0	10



Single-Cycle Performance

RISC-V Processor Performance

Program Execution Time





$$T = IC * CPI * CT = \frac{IC * CPI}{f}$$

- $T = \text{Execution time}$
- $IC = N_{instr} = \# \text{ instructions executed (Instruction Count)}$
- $CPI = \text{Cycles Per Instruction}$
- $CT = t_{cycle} = \text{Cycle Time} = \text{duration of clock cycle}$
- $f = \text{clock frequency} = \frac{1}{t_{cycle}}$

RISC-V Processor Performance


Cycle Time `lw` instruction





RISC-V Processor Performance

Cycle Time



Single-Cycle critical path:

- $T_{c_single} = t_{PC} + t_{INST_MEM} + \max[t_{RF_read}, t_{decode} + t_{ext} + t_{MUX}] + t_{ALU} + t_{DATA_MEM} + t_{MUX} + t_{RF_write}$


Typical, limiting path are:

- Memory, ALU, register file

$$T_{c_single} = t_{PC} + t_{INST_MEM} + t_{RF_read} + t_{ALU} + t_{DATA_MEM} + t_{MUX} + t_{RF_write}$$

RISC-V Processor Performance

Cycle Time




Element	Parameter	Delay (ps)
Programcounter read	t_{PC}	40
Register setup	t_{setup}	50
Multiplexer	t_{MUX}	30
AND-OR Gate	t_{AND_OR}	20
ALU	t_{ALU}	120
Decoder (Control Unit)	t_{dec}	25
Extend Unit	t_{ext}	35
Memory read	t_{MEM}	200
Register file read	t_{RF_read}	100
Register file write	t_{FR_write}	60

$$T_{c_single} = t_{PC} + t_{INST_MEM} + t_{RF_read} + t_{ALU} + t_{DATA_MEM} + t_{MUX} + t_{RF_write}$$

RISC-V Processor Performance

Cycle Time




Element	Parameter	Delay (ps)
Programcounter read	t_{PC}	40
Register setup	t_{setup}	50
Multiplexer	t_{MUX}	30
AND-OR Gate	t_{AND_OR}	20
ALU	t_{ALU}	120
Decoder (Control Unit)	t_{dec}	25
Extend Unit	t_{ext}	35
Memory read	t_{MEM}	200
Register file read	t_{RF_read}	100
Register file write	t_{FR_write}	60

$$T_{c_single} = t_{PC} + t_{INST_MEM} + t_{RF_read} + t_{ALU} + t_{DATA_MEM} + t_{MUX} + t_{RF_write}$$

$$T_{c_single} = 40ps + 200ps + 100ps + 120ps + 200ps + 30ps + 60ps = 750ps$$

RISC-V Processor Performance

Program Execution Time




Calculate the execution time of a program with 100 billion instructions:

$$T = IC * CPI * CT = \frac{IC * CPI}{f}$$

$$T = 10^{11} * 1 * 750ps = 75s$$

References




- [1]
D. A. Patterson and J. L. Hennessy, *Computer Organization and Design - RISC-V Edition*, First Edition. Elsevier, 2017.
- [2]
S. L. Harris and D. M. Harris, “Digital Design and Computer Architecture RISC-V Edition,” in *Digital Design and Computer Architecture*, First Edition., Elsevier, 2022, pp. IBC1–IBC2. doi: [10.1016/B978-0-12-820064-3.00025-8](https://doi.org/10.1016/B978-0-12-820064-3.00025-8).
- [3]
“Instruction cycle,” *Wikipedia*. Apr. 20, 2022. Accessed: May 29, 2022. [Online]. Available: https://en.wikipedia.org/w/index.php?title=Instruction_cycle&oldid=1083738942
- [4]
F. Embeddev, “ISA Resources,” *Five EmbedDev*. <https://www.five-embeddev.com/riscv-isa-manual/> (accessed Jun. 04, 2022).
- [5]
A. Waterman, K. Asanovic, and F. Embeddev, “RISC-V Instruction Set Manual, Volume I: RISC-V User-Level ISA,” *Five EmbedDev*, 2019. <https://www.five-embeddev.com/riscv-isa-manual/latest/riscv-spec.html> (accessed Jun. 04, 2022).
- [6]
F. Embeddev, “RISC-V Quick Reference,” *Five EmbedDev*, 2022. <https://www.five-embeddev.com/quickref/tools.html> (accessed Jun. 04, 2022).



Hes·so  **VALAIS
WALLIS**



Haute Ecole d'Ingénierie
Hochschule für Ingenieurwissenschaften



Silvan Zahno silvan.zahno@hevs.ch