



# User guide for EDA tools

Mentor HDL-Designer and Modelsim



## Contents

1	Introduction .....	2
2	HDL-Designer .....	3
2.1	Launch HDL Designer .....	3
2.2	Libraries .....	4
2.3	Add signals and buses .....	5
2.4	IOs .....	8
2.5	Create a component .....	9
2.6	Convert block to component (blue to green) .....	11
2.7	Update component interface .....	12
2.8	Generics mapping .....	14
2.9	Set default view .....	14
2.10	FOR Generate .....	16
2.11	Add a component .....	18
2.12	State machine .....	20
3	ModelSim .....	25
3.1	Test-bench .....	25
3.2	Launch Simulation .....	26
3.3	Signals .....	28
3.4	Cursors .....	29
3.5	Save configuration .....	30
3.6	Print or Generate a PDF of the Waveforms .....	31
4	Conclusion .....	32



# 1 | Introduction

Welcome to the comprehensive user guide for EDA development using HDL Designer and ModelSim. This guide is designed to assist you in navigating through the functionalities of these powerful tools for Hardware Description Language (HDL) development. HDL Designer facilitates the creation and management of projects, libraries, and schematics, while ModelSim specializes in simulation tasks to verify the functionality of your designs.

In this guide, we will walk you through essential aspects such as launching HDL Designer, managing libraries, creating schematics, and utilizing various features to streamline your EDA development process. The integration of ModelSim for simulation purposes will also be explored, ensuring a thorough understanding of the end-to-end development cycle.

Let's dive into the intricacies of HDL Designer and ModelSim, empowering you to harness their capabilities efficiently.



## 2 | HDL-Designer



### 2.1 Launch HDL Designer

Within each HEVS HDL Designer project, both a `{projectName}.bat` for Windows and a `{projectName}.bash` for Linux file can be found at the root.



The project path name should not contain spaces or special characters such as accents or other symbols

#### 2.1.1 Windows

Under Windows, HDL can be launched by executing a double-click on the `*.bat` file.

If Window Smart Screen protection pops-up (normally only during the first launch), click on **More Info** then **Run anyway**:





Figure 1 - Windows Smart Screen

#### 2.1.2 Linux

Under Linux, HDL can be launched by executing the `*.bash` file. This can be achieved by entering the following commands in a terminal:

```
1 chmod +x *.bash # Gives ourselves permission to run it
2 ./*.bash        # Run it
```





## 2.2 Libraries

Press on the **project** tab to display the list of the libraries available.




Figure 2 - Library list

### 2.2.1 Open library

To open a library, **double click** on it.

To refresh its content, once open, simply press **F5**.

### 2.2.2 Library and Test library

Each project has its own library where all the project's blocks are stored. In this library, you can find and access the different blocks developed for the project.

Additionally, each project is equipped with a test library. This test library provides test benches for testing and simulating the developed components.

In the example of Figure 2 the library **Display** is the project library and **Display\_test** is the test library.

### 2.2.3 Board library

The Board library contains the board-level components adapted for the used Hardware board. It oversees the management of the system's inputs and outputs, synchronizing them with the system clock and wiring them to known names.

The board-level I/O names are later used to wire the signals onto actual physical pins of the FPGA.

In the example of Figure 2 the library **Board** is the library containing the board-level abstraction.



## 2.3 Add signals and buses

To add a bus or a signal in the schematic, click on the highlighted buttons (see Figure 3), with the **green button** for signals (1 bit) and the **blue button** for buses (2 or more bits).



Figure 3 - Add signal/bus buttons

After clicking the button, a new signal/bus can be drawn by clicking on the schematic.

To confirm the new signal/bus, either wire blocks inputs and outputs together, or double-click anywhere on the schematic to finish the signal creation.

With **ESC** you can cancel the creation of the signal/bus.

### 2.3.1 Change types and bus sizes

Double click on the signal or bus and the pop up window (see Figure 4) will open.





Figure 4 - Edit signal&bus properties

Parameter	Description
<b>Name</b>	Change the signal/bus name
<b>Slice/Index</b>	For multi-bits signals, select which bit(s) to use (if empty, uses the whole bus)
<b>Type</b>	Change signal/bus type. See Section 2.3.1.1
<b>Bounds</b>	Change bus size

The **Style** checkbox is only for cosmetic purpose. **Signal** draws a thin line, **Bus** a thicker one.

NEVER change the **Kind** attribute. Always leave it to **None**.



2.3.1.1 Types

Types tell us “how the data is represented” and “what value it can take”.


Usage	Signal type	Description	Note
<ul style="list-style-type: none"><li>• Design</li><li>• test-bench</li></ul>	<b>std_ulogic</b>	U, X, 0, 1, Z, W, L, H, -	Type used in labs
	<b>std_logic</b>	resolved std_ulogic	
	<b>std_ulogic_vector</b>	array of std_ulogic	Bits together not representing values (e.g. control bits)
	<b>std_logic_vector</b>	array of std_logic	
	<b>unsigned</b>	0 to $2^n - 1$	Bits together representing numbers (e.g. counters)
	<b>signed</b>	$2^{n-1}$ to $2^{n-1} - 1$	
<ul style="list-style-type: none"><li>• test-bench</li></ul>	<b>Boolean</b>	true, false	
<ul style="list-style-type: none"><li>• generics</li><li>• constant</li><li>• test-bench</li></ul>	<b>natural</b>	0 to 2 <sup>147'483'647</sup>	
	<b>integer</b>	-2 <sup>147'483'648</sup> to 2 <sup>147'483'647</sup>	
	<b>positive</b>	1 to 2 <sup>147'483'647</sup>	
	<b>real</b>	from -1.0E38 to 1.0E38	
	<b>time</b>	the time primary base of 1 [fs]	E.g.: TIME_DELTA: time:= 100ns;




The difference between **std\_logic** and **std\_ulogic** is that when two outputs are wired together, the **ulogic** produces an error during compilation, while the **logic** allows the simulation to run, outputting an ‘X’ value.

2.3.1.2 Connect signals and buses

There are two different ways to connect multiple components:




For large designs, the **wireless connection** is in most of the cases preferred over a **wired connection** for readability reasons.




To verify that a signal is well connected, it can be highlighted :

1. **Right-Click** on the signal
2. Select **Highlight Net**
3. Click on **Single level**




This will produce the result below. Each highlighted signal will appear in a different color.



To clear all the highlighted signals :

1. **Right-Click** on the signal
2. Select **Highlight Net**
3. Click on **Clear All**





## 2.4 IOs

I/Os of a block correspond to the signals exposed to the parent using this block.

Other signals are local and do not allow a direct connection from another block.

To add a new input for the component, click on the **Add Port in** button.



To add a new output for the component, click on the **Add Port out** button.



Then simply wire the targeted signal on this port.



Adding, removing, modifying input/outputs modify the component interface. Therefore the component interface needs to be updated see Section 2.7



An output port can not be used internally. It is necessary to use an intermediary signal to use internally and connect a buffer to forward the signal to the output. In the example of Figure 5 the output **countOut** is not read, a buffer is used and the internal signal **count** is read.





## 2.5 Create a component

To create a new component, a block needs to be added. To add a block, click on the **add component** button (see Figure 6).



Figure 6 - Add block

After clicking the button, a new block can be added by clicking on the schematic. Once the block added, the needed IOs can be wired :





Figure 7 - New block wired




**Blue block** can't be copied if it exists only once. Only **green block** (components) can be copied. See Section 2.6


Once the IOs are wired, the type of the block needs to be selected (**Block Diagram** / **State Diagram** / **VHDL file**).

1. **Right-click** on the block
2. Select **Open As**
3. Click on **New View...**






The following windows will be shown



Link	Block type	Icon
Graphical View/Block Diagram	block diagram	
Graphical View/State Diagram	state machine	
VHDL File/Architecture	VHDL code	

### 2.5.1 Block diagram


- Select **Graphical View/Block Diagram**
- Press **Next**
- Enter the block name under **Design unit**
- Fill the I/Os table
  - Ensure the correct type
  - Set the bounds for multi-bits types
- Press “Finish”



I/Os can still be added, removed and modified when editing the schematic

### 2.5.2 State diagram

- Select **Graphical View/State Diagram**
- Press **Next**
- Enter the block name under **Design unit**
- Fill the I/Os table
  - Ensure the correct type
  - Set the bounds for multi-bits types
- Press **Finish**





I/Os can still be added, removed and modified when editing the schematic



### 2.5.3 VHDL Code


- Select **VHDL File/Architecture**
- Select VHDL language version (**VHDL 2008**)
- Press **Next**
- Enter the block name under **Entity**
- Enter architecture name (**RTL**)
- Press **Finish**




## 2.6 Convert block to component (blue to green)

Converting the block into a component (from blue to green) enables you to copy and paste the block and makes it accessible in the project library.

Blue blocks are great for creating a block interface quickly and green blocks are a must for reusing the block elsewhere in the project.



1. **Right-Click** on the component (blue block)
2. Click on **Convert Block to component**







## 2.7 Update component interface

A component interface consists of multiple parts: **Inputs and Outputs, Generics, and Symbol**. These various parameters can be added, removed and modified.

1. **Right-Click** on the component (green block)
2. Select **Open As**
3. Click on **Interface**







Once the component interface has been changed

1. **Right-Click** on the component
2. Select **Update**
3. Click on **Interface and Graphics**

---


1. **Right-Click** on the component
2. Select **Update**
3. Click on **From Symbol**




### 2.7.1 Update IOs

I/Os can be added, removed and modified in the following table :

- Click on **Interface**






### 2.7.2 Update Generics

A VHDL generic is a constant value used to parameterize a VHDL design description. For example, a generic can be a bus length, a loop max index, etc... The generics can be added, removed and modified in the following table :

- Click on **Generics**




A description of **VHDL types** can be found in Section 2.3.1.1

### 2.7.3 Update symbol

The component symbol can be edited in the following window:

- Click on **Symbol**



Set where the I/Os are shown, where texts are displayed, the component size ...




## 2.8 Generics mapping

Generic values can be set from outside the component. This enables the creation of a generic component that can be configured based on a specific application.


For instance, a generic value is used in counters, allowing the user to configure the number of bits without the need to modify the component itself.

1. **Right-click** on the component
2. Select **Generics/Parameter**
3. Click on **Edit Mappings**



Upon clicking on **Edit Mappings**, the following window will be opened:


1. Click on **Generics**
2. Fill the generic **value**. It can either be a value or another generic name available in the current block.
3. Click on **Update list**



## 2.9 Set default view


A component (green block) can have multiple architectures. To switch between the architectures :

1. **Right-click** on the component
2. Select **Change Default View**
3. Click on the new architecture






It allows you to have different implementations using the same I/Os to keep track of your progress, various tests you made ...




## 2.10 FOR Generate

**FOR Generate** frames allow to create multiple iterations of the same structure. To add a new frame, **click** on the **add frame** button and **click** on **FOR**.



When adding a **FOR frame** the following element is drawn on the schematic.



Part	Description
<b>FOR</b>	Type of the frame ( <b>FOR</b> loop)
<b>i</b>	Index of the loop
<b>0 TO n</b>	Range of the for loop

Any block and signal within the frame will be copy-pasted **n+1** times. The **i** index will go from **0** to **n**. *Modify n to a corresponding value/generic.*

All signals within the **FOR** frame which should not repeat on all copies must use the **i** index in their **Slice/Index** part. E.g.: clock should be the same everywhere; but a counter must output bit 0, then 1, then 2 ... of the total count.


No **Port** should reside within the frame.





2.10.1 Example

The example demonstrate an iterative counter circuit. The generic `counter_nBits` allows the selection of the number of bits for the counter.




Part	Description
0 TO (counter_nBits-1)	Repeat the loop <code>counter_nBits</code> times
<code>counter(i): unsigned...</code>	Write the counter output. The <b>1st block</b> writes the <b>bit0</b> of the counter signal. The <b>2nd block</b> writes the <b>bit1</b> of the counter signal, etc..
<code>cin(i) : std_ulogic_vector ...</code> <code>cin(i+1) : std_ulogic_vector...</code>	Transmit information to the next block. The <b>1st block</b> <b>cout</b> is connected to the <b>2nd block</b> <b>cin</b> , etc..



The size of the `cin` bus is (`counter_nBits DOWNT0 0`). Therefore, it's length is `counter_nBits + 1` bits.  
As we have `cin(i+1)`, when  $i = (counter\_nBits - 1) \Rightarrow cin(counter\_nBits)$



Do not forget to connect `cin(0)`, OUTSIDE of the frame.



## 2.11 Add a component

To **add** a new component, **click** on the **add component** button.




Figure 9 - Add a component

The following windows will pop-up :




Figure 10 - Add a component

Library name	Description	Content
<b>IO</b>	Input/Output components	Tri-state
<b>gates</b>	combinatorial logic components	Gates, buffers, multiplexer/de-multiplexer, logic level
<b>sequential</b>	Sequential logic components	Flip-flop, counter, register, frequency divider

To instance (use) a component, **click + drag** onto a diagram or use **Copy + Paste**.

In the libraries **gates**, **sequential** and **IO** component are abbreviated for example :

### gates

<b>and2</b>	<b>and</b> gate with 2 inputs
<b>or3inv1</b>	<b>or</b> gate with 3 inputs where one is inverted
<b>nand4</b>	<b>and</b> gate with the output inverted and with 4 inputs

### sequential

<b>DFF</b>	<b>D</b> Flip-Flop
<b>DFFE</b>	<b>D</b> Flip-Flop <b>E</b> nable
<b>DFF_PRE</b>	<b>D</b> Flip-Flop with <b>PRE</b> set instead of reset
<b>TFF</b>	<b>T</b> Flip-Flop





To **add** a new library in the component browser, **click** on the **add Library** button.



Figure 11 - Add a component

The following windows will pop-up :





Figure 12 - Add a component

**Check** the library to be added and **click** on the **OK** button.



## 2.12 State machine

Add a **FSM block** as explained in Section 2.5. The Figure 13 shows the initial content of an **FSM block**.




Figure 13 - Initial content of an FSM block

### 2.12.1 Clock and reset

The state machine needs at least 2 **signals** : **Clock** and **reset**. These 2 signals needs to be configured :

- When do we switch from one state to another ?
- When do we reset our flip-flops ?

All these configurations are done in the Figure 14.

A	B	C	D	E	F	G	H	I	J	K	L	M
Group	Name	Mode	Type	Bounds	Initial	Category	Assign In	Expression	Scheme	Default	Reset	Comment
1	clock	IN	std_ulogic			Clock (Rising)		clock'EVENT AND clock = '1'				
2	reset	IN	std_ulogic			Reset (Async High)		reset = '1'				
3												

Structure Navigator

Signals Table

Generics Table

myStateMachine

Declarations/Statements


Concurrent Machines

Figure 14 - State machine signals

Signal	Configuration
clock	Rising edge
reset	Asynchronous high



By default, reset configuration is **asynchronous low**. In the different projects, the reset signal is active high. Therefore, the configuration needs to be changed to **asynchronous high**.



### 2.12.1.1 I/Os

The state machine I/Os can be added in the signals table as shown in the Figure 15.

	A	B	C	D	E	F	G	H	I	J	K	L	M
(A)	Group	Name	Mode	Type	Bounds	Initial	Category	Assign In	Expression	Scheme	Default	Reset	Comment
1		clock	IN	std_ulogic			Clock (Rising)		clock'EVENT AND clock = '1'				
2		reset	IN	std_ulogic			Reset (Async High)		reset = '1'				
3		coil1	OUT	std_ulogic			Data	<auto>		Comb	'0'		
4		coil2	OUT	std_ulogic			Data	<auto>		Comb	'0'		
5													


Figure 15 - State machine signals

The following points are important when configuring one:

Parameter	Description
Type	Signal type and size
Category	The value needs to be <b>Data</b>
Scheme	(For outputs) The value needs to be <b>Comb</b>
Default	(For outputs) It is necessary to assign a default value to the output. IF not specified in the current state, this value is taken.

### 2.12.1.2 Initial state

Set the initial FSM state after reset (E.g.: enters the **s0** state)



### 2.12.1.3 Recovery point

Set the recovery state when no valid state is assigned




### 2.12.2 Draw state machine




Figure 16 - Draw state machine buttons

Button	Goal
Expression builder	Open the expression builder window (See Section 2.12.2.1)
Add State	Add a new state
Add Transition	Add a transition between states



### 2.12.2.1 Expression builder

Upon clicking the **Expression builder** button, the Expression Builder window appears. To modify the state/transition, **double-click** on it and use the expression builder for editing.



#### 2.12.2.1.1 Transition syntax



Multiples part are forming the transition syntax :

Part	Description
In <b>pink</b>	parentheses to enclose the condition
In <b>orange</b>	input name
In <b>green</b>	sign (=, /=, >, >=, <, <=)
In <b>blue</b>	value; between '...' for ulogic, "..." for vectors and (un)signed
In <b>yellow</b>	logical operator (AND, OR, XOR, NOT, CAT)

##### 2.12.2.1.1.1 Sign

Certain signs are not compatible with all signal types. Refer to the table below

Signal type	Allowed sign
<b>std_(u)logic</b>	=, /=, not
<b>std_(u)logic_vector</b>	=, /=
<b>unsigned / signed</b>	=, /=, >, >=, <, <=



### 2.12.2.1.1.2 Value

The value syntax in the field varies based on the signal type. Refer to the table below.

Signal type	Syntax	Example
<b>std_(u)logic</b>	Value between ‘	‘1’, ‘0’
<b>std_(u)logic_vector</b>	Value between “	“0011”, “11001100”, 16#FF#
<b>unsigned / signed</b>	Integer Value or bits representation	100, -225, “00100100”

Table 1 - VHDL value syntax

Some examples :

```

1 signal sul : std_ulogic           := '0';
2 signal sl  : std_logic            := '0';
3 signal sulv : std_ulogic_vector(15 downto 0) := 16#CAFE#;
4 signal slv  : std_logic_vector(7 downto 0)  := "01101100";
5 signal sulv : std_ulogic_vector(7 downto 0) := (7      => '1',
6              5 downto 1 => '1',
7              others    => '0');
8 signal slv  : std_logic_vector(7 downto 0)  := (others => '0');
9 signal uv   : unsigned(7 downto 0)         := 200;
10 signal sv  : signed(7 downto 0)           := -100;

```

VHDL

### 2.12.2.1.2 Output assignment syntax

light <= '1';

Multiples part are forming the output syntax :

Part	Description
In red	output name
In green	assignment operator
In blue	value
In yellow	end character

### 2.12.2.1.2.1 Value

The value syntax in the field varies based on the signal type. Refer to the Table 1.


Some examples :

```

1 uv <= to_unsigned(100, y'length); -- unsigned
2 uv <= to_unsigned(16#FF#, y'length); -- unsigned 255
3 sv <= to_signed(16#FF#, y'length); -- signed -1
4 sulv <= 16#FF#; -- std_ulogic_vector;
5 sulv <= "01101100"; -- std_ulogic_vector;
6 su <= '0'; -- std_ulogic

```

VHDL



### 2.12.3 Moore

In a Moore state machine, the outputs are configured by double-clicking on a state and filling the “State Actions” text area (see Figure 17).




Figure 17 - Moore output assignment in the state

An example of a Moore state machine is shown in Figure 18.




Figure 18 - Moore state machine

### 2.12.4 Mealy

In a Mealy SM, the outputs are configured by double-clicking on the transition arrow and filling the “action” text area (see Figure 19).




Figure 19 - Mealy output assignment in the transition arrow

An example of mealy state machine is shown in Figure 20.





Figure 20 - Mealy state machine



Do not mix Mealy and Moore representation with HDL-Designer.






## 3 | ModelSim

### 3.1 Test-bench

- Open the test bench library as explain in Section 2.2.
- **Double-click** on the **test bench component**.



The test-bench component contains the following content:




Figure 21 - Test-bench

It consists of two parts :

- **Device under test (DUT)**
- **Tester**

#### 3.1.1 Device under test (DUT)

The DUT refers to the design that has been developed and will be tested by the test-bench.

#### 3.1.2 Tester

The tester is a VHDL block responsible for generating inputs for the DUT and verifying the correctness of its outputs.



### 3.2 Launch Simulation

Once the test bench is open, **click** on the **Performs generation and graphics files (Through Components)** button to perform the generation :




Figure 22 - Generate VHDL

Then **click** on the **Generate and run entire ModelSim flow (Through Components)** button to launch the simulation :





Figure 23 - Launch ModelSim



It's **mandatory** to deselect all the component when generating the VHDL and launching ModelSim.  
Always check that the performed operation displays the green arrow, else unroll the task and select its **Through Components** version.

When the generation and compilation are successful the following window pops up:

- Enter the **Initialization command file (\*.do)**
- Click on **OK**






### 3.2.1 Restart and Run

#### 3.2.1.1 Start Simulation

- Enter the simulation time in the **text box**
- Click on the **start simulation** button




The table below illustrates the available units of time :

time unit	Equivalent in seconds (s)
ps	$10^{-12} s$
ns	$10^{-9} s$
us	$10^{-6} s$
ms	$10^{-3} s$
sec	1s

#### 3.2.1.2 Restart


When a new wave is added, the simulation must be restarted.

- Click on the **restart simulation** button



The following window will pop-up :

Click on the **OK** button






### 3.3 Signals


#### 3.3.1 Add Signals from HDL Designer

- **Select** the signal(s) to be added
- **Click on Simulate**
- **Select Display**
- **Click on Add wave**



#### 3.3.2 Add Signals from Modelsim

1. **Select** the **component** containing the signal(s) to be added
2. **Select** the **signal** to be added
3. **Right-click** on the **signal**
4. **Click on Add wave**



#### 3.3.3 Change Signals types and radix

The Figure 24 present the simulation of a counter.






Figure 24 - Counter simulation


The signal is currently represented in **hexadecimal**. This can be changed:

- **Right-Click** on the signal name
- **Select Radix**
- **Select the new radix.**




In that example, the radix has been switched to **unsigned**:






By default, a bus is represented in the **literal** format. This format can be changed:

- **Right-Click** on the signal name
- **Select Format**
- **Select** the new format.



In that example, the format has been switched to **Analog** :



## 3.4 Cursors

### 3.4.1 Add

To **add** a new cursor, **click** on the **add cursor** button.



Figure 25 - Add cursor

### 3.4.2 Remove

To **remove** the selected cursor, **click** on the **remove cursor** button.



Figure 26 - Remove cursor

### 3.4.3 Move

The following **buttons** can be used to move the selected cursor. First highlight the signal you want to move on in the simulation window, then:








Figure 27 - Move cursor

- Go to next/previous edge 
- Go to next/previous rising edge 
- Go to next/previous falling edge 



### 3.4.4 Measure

When multiples cursors are added, the **delta time** between cursors will be displayed :





Figure 28 - Delta time between cursors


## 3.5 Save configuration

During debugging in ModelSim, you can add signals, modify the radix, add cursors, etc. This configuration can be saved and can be reloaded later.


- Click on **File** menu
- Click on **Save Format...**



- Enter the path under **Path name**.
- Click on **OK**



Configuration files are usually saved in the **simulation** directory.



### 3.6 Print or Generate a PDF of the Waveforms

To achieve a well-formatted printout of the waves, begin by **undocking** the waves window by clicking on the **undock** button.



Figure 29 - Undock button

Once the waves window unlocked, **click** on the **print** button.



Figure 30 - Undock button

The following window will pop-up:

To modify the printing setup, **click** on the **Setup...** button.




Figure 31 - Undock button




Figure 32 - Undock button

The following options are recommended :

Parameter	Value
Label width	Auto Adjust
Cursors	Off
Grid	Off
Color	Color
Orientation	Landscape

Once the setup done, **click** on **OK** button. Then the page can be printed.



## 4 Conclusion

Congratulations on completing this guide to HDL Designer and ModelSim for EDA development. We hope this comprehensive resource has equipped you with the knowledge and skills necessary to navigate through the intricacies of these powerful tools seamlessly.

As you embark on your EDA journey, remember that HDL Designer and ModelSim serve as indispensable companions, offering a robust environment for designing, testing, and validating your hardware projects. Whether you are a novice or an experienced developer, mastering these tools will undoubtedly enhance your efficiency in FPGA and ASIC design. Feel free to revisiting this guide as you continue to work on your projects.

As technology continues to evolve, staying adept with cutting-edge EDA tools is crucial. Keep exploring, experimenting, and innovating to push the boundaries of what's possible in the exciting realm of hardware development.

Happy designing!

