


Microprocessor internal databus

Labor Digital Design

Contents

1	Goal	2
2	Data buses of the ALU	3
2.1	Connection of registers to data buses	4
2.2	Connection to the input/output bus	4
2.3	Data coming from the instruction	5
2.4	Implementation	5
3	Software implementation of a serial port	6
3.1	Serial transmission	6
3.2	Algorithm	6
3.3	Implementation	7
3.4	Simulation	7
4	Checkout	8
	Glossary	9



1 | Goal

This lab aims to practice the use of tri-state circuits, specifically within the context of shared data buses on a Xilinx PicoBlaze μ Processor.

It provides insights into how a μ Processor operates internally, focusing on the interaction between its components. A key emphasis is placed on the register file (also known as data registers), which includes registers s_0 , s_1 , s_2 , and s_3 .

By exploring the [Arithmetic and Logical Unit \(ALU\)](#) operations, register file and their connection to a shared bus, this lab demonstrates how tri-state logic enables multiple components to communicate over a common data path without interference.


i

Library IO

In this lab, you will be using tri-state components. These can be found in the **IO** library.

If they are not visible in the component browser, you can add them as follows.

The screenshot shows the Xilinx ISE software interface. At the top, there is a toolbar with various icons. Below it, the 'Component Browser' window is open, showing categories like 'common', 'gates', and 'sequential'. The 'Explore Library' window is also open, listing several IP cores and components. The 'IO' component is selected, indicated by a checked checkbox. The 'OK' button at the bottom right of the 'Explore Library' window is highlighted.



2 | Data buses of the ALU

Figure 1 shows a part of the Xilinx PicoBlaze μ Processor, composed of:

- an **ALU**
- a registerfile of 4 registers (s_0, s_1, s_2, s_3)
- an interface to an input/output (**Input/Output (I/O)**) bus
- and a connection to the μ Processor instruction.




Figure 1 - μ Processor components connected by data buses bus_A and bus_B .

The components are connected by two data buses, bus_A and bus_B , which are used to transfer data between the components. On the bus_A the 4 registers can transfer data to the **ALU** and is used for the *first operand* of an operation. While the bus_B is connected to the 4 registers, the **I/O** block, and the instruction block, and is used for the *second operand* of an operation.

```

1 ADD s0 s1 # Adds the contents of register s1 to register s0. s0 = s0 + s1
2 #   ^   ^
3 #   |   +-+ Second operand, register s1
4 #   |   +---+ First operand, register s0
5 #   +-----+ Operation, ADD

```

Listing 1 - Example of a assembler instruction **ADD**.

The first operand is register s_0 , the second is register s_1 .

The dataflow for bus_A goes:


- from one of the 4 registers s_0-s_3 to the **ALU** for the first operand of an operation.
- from one of the 4 registers s_0-s_3 to the **I/O** block for writing data to an external device.

The dataflow for bus_B goes:

- from one of the 4 registers s_0-s_3 to the **ALU** for the second operand of an operation.
- from the **I/O** block to the **ALU** for the second operand of an operation.
- from the instruction block to the **ALU** for the second operand of an operation.

The dataflow for ALU_{out} goes:

- from the **ALU** to one of the 4 registers s_0-s_3 for writing the result of an operation.



2.1 Connection of registers to data buses

Figure 2 shows two registers s_1 and s_2 with their control block for writing to the registers or reading from the registers to either bus_A or bus_B.




Figure 2 - Data registers s_X

The circuit of Figure 2 allows so that the outputs of the registers can be connected to both buses bus_A and bus_B. The system created should allow one register to place its data on bus_A and another to do so on bus_B.

The numbers $addr_A$ and $addr_B$ indicate which register transmits its information on bus_A, respectively bus_B. The signal $register_file_{OE}$ indicates whether data from the selected register should be brought onto bus_B and prevents a conflict with data coming from the I/O port or the instruction block.

Similarly, $write_{en}$ and $addr_A$ signal is used to write to the registers. Thus, an operation whose first operand is the register selected by $addr_A$ will write its result into that same register. As seen on the Assembler code in Listing 1, the first operand is register s_0 and the result of the operation will be written into that same register.



Develop the read and write logic for the registers s_0 , s_1 , s_2 , and s_3 in the bloc **MIB/aluAndRegister**.

2.2 Connection to the input/output bus

When reading data from outside, it is necessary to activate the control signal $port_{in_OE}$, and then the data from bus $port_{in}$ is written onto bus_B. When writing data outside, the data from bus_A is written onto bus $port_{out}$, and an external signal to the ALU, $write_{strobe}$, is activated via the testbench. This allows this data to be recorded in a register external to the μ Processor.





Figure 3 - Input/output block



Develop the internal schematic of the I/O bloc in [MIB/aluAndRegisters](#) from Figure 3.

2.3 Data coming from the instruction

For the second operand of an operation, a constant value can be encoded in the instruction and brought onto bus_B of the ALU. The block managing this transfer is represented in Figure 4.




Figure 4 - Data coming from the instruction

```

1 LOAD s0 10 # Loads the constant 10 to register s0. s0 = 10
2 #   ^   ^
3 #   |   |   +- immediate (constant) value 10
4 #   |   +---- First operand, register s0
5 #   +----- Operation, LOAD
  
```

Listing 2 - Example of a assembler instruction **LOAD**.


The first operand is register s_0 , the second value is an immediate (constant).



Develop the internal schematic of the instruction bloc from Figure 4 in [MIB/aluAndRegisters](#).

2.4 Implementation

Based on the previous points, the internal bus circuit of the μ Processor is completed in [MIB/aluAndRegisters](#).



3 | Software implementation of a serial port

3.1 Serial transmission

Figure 5 shows the timing of the serial transmission of a data word.




Figure 5 - Serial transmission

In a serial transmission, by default the signal on the bus has a high level (logic 1). The transmission starts with a start bit (logic 0), followed by the data bits, and ends again with a stop bit (logic 1). The data bits are sent one after the other, starting from the least significant bit (LSB) to the most significant bit (MSB).

In our application, the serial signal is transmitted on the least significant bit of the port_{out} bus resp. $\text{port}_{\text{out}}[0]$. In the test bench, this bus is connected to an external register **MIB_test/MIB_tb/I2**. The $\text{write}_{\text{strobe}}$ command from the test bench controls writing to this register.

3.2 Algorithm

The algorithm to be programmed is as follows:

```


1 LOAD      s3, FF          # load stop bit
2 OUTPUT    s3              # output stop bit
3 LOAD      s3, s3          # no operation
4 LOAD      s3, s3          # no operation
5 LOAD      s3, s3          # no operation
6 LOAD      s3, s3          # no operation
7 LOAD      s0, 00          # load start bit
8 OUTPUT    s0              # output start bit
9 INPUT     s1              # load word to send
10 OUTPUT   s1              # output word, LSB is considered
11 SR0      s1              # shift word, bit 1 -> LSB
12 OUTPUT   s1              # output bit 1
13 SR0      s1              # bit 2 -> LSB
14 OUTPUT   s1              # output bit 2
15 SR0      s1              # bit 3 -> LSB
16 OUTPUT   s1              # output bit 3
17 SR0      s1              # bit 4 -> LSB
18 OUTPUT   s1              # output bit 4
19 SR0      s1              # bit 5 -> LSB
20 OUTPUT   s1              # output bit 5
21 SR0      s1              # bit 6 -> LSB
22 OUTPUT   s1              # output bit 6
23 SR0      s1              # bit 7 -> LSB
24 OUTPUT   s1              # output bit 7
25 LOAD      s3, s3          # no operation
26 OUTPUT   s3              # output stop bit

```

Listing 3 - Software implementation of the serial transmission protocol



Study and understand the algorithm of the serial transmission protocol Listing 3.



3.3 Implementation

Each line or instruction needs to be implemented in the testbench Tester bloc.



Complete the test bench tester **MIB_test/MIB_tb** to perform the instruction sequence for serial transmission Listing 3.




It is important not to leave any busses in a high impedance state. Program the algorithm so that there is always a signal on bus_A and bus_B, even when no information is being sought from them.

3.4 Simulation



Simulate the Testbench **MIB_test/MIB_tb** with the simulation file **\$SIMULATION_DIR/MIB.do**.


How many bits and what datavalue is being transmitted?



4 | Checkout

This is end of the labo, you have successfully built the internal structure of the minimalistic μ Processor Xilinx [PicoBlaze](#). Before leaving the laboratory, ensure you have completed the following tasks:

- Circuit Design
 - Verify that the block **MIB/aluAndRegisters** have been designed and tested with features mentioned.
- Simulations
 - Ensure that you have understood the serial transmission algorithm Listing 3.
 - The specific instructions were implemented in **MIB_test/MIB_tester**.
 - The value and number of bits transmitted is read from the simulation.
- Documentation and Projectfiles
 - Ensure all steps (design, conversions, simulations) are well-documented in your lab report.
 - Save the project to a USB stick or the shared network drive (`\filer01.hevs.ch`).
 - Share files with your lab partner to ensure work continuity.



Glossary

ALU – Arithmetic and Logical Unit [2](#), [3](#), [3](#), [3](#), [3](#), [3](#), [3](#), [3](#), [4](#), [5](#)

I/O – Input/Output [3](#), [3](#), [3](#), [3](#), [4](#), [5](#)

PicoBlaze: PicoBlaze is a small, 8-bit microcontroller designed by Xilinx for use in FPGAs. It is often used in educational settings to teach basic microcontroller concepts. [2](#), [3](#), [8](#)