

















































## HDL Shortcuts






|   |                          |               |
|---|--------------------------|---------------|
| <b>File</b>   |                          |               |
|    | Save                     | Ctrl+s        |
|    | Print                    | Ctrl+p        |
|     | Undo / Redo              | Ctrl+z/y      |
| <b>Edit</b>   |                          |               |
|    | Copy Element             | Ctrl+c        |
|    | Paste Element            | Ctrl+v        |
|    | Cut Element              | Ctrl+x        |
|    | Delete Element           | delete        |
|    | Select All               | Ctrl+A        |
| <b>View</b>   |                          |               |
|    | View All                 | Home          |
|     | Zoom In/Out              | Shift+Up/Down |
|    | Pan Left/Right           | Shift+Wheel   |
|   | Pan Up/Down              | Wheel         |
| <b>HDL</b>  |                          |               |
|   | View Generated HDL       | Ctrl+g        |
|  | Object Properties        | Alt+Enter     |
|  | Connect                  | Alt+c         |
|  | Disconnect               | Shift+Alt+c   |
| <b>Add</b>  |                          |               |
|  | Add Signal               | s             |
|  | Add Bus                  | u             |
|  | Add Bundle               | n             |
|  | Add In /Out Port         | i             |
|  | Add Out Port             | o             |
|  | Add Inout Port           | t             |
|  | Add Blue Bloc            | b             |
|  | Add Green Component      | c             |
|  | Add Yellow Embedded Code | e             |

## Modelsim Shortcuts

|   |                                |          |
|---|--------------------------------|----------|
| <b>Standard</b>   |                                |          |
|    | Load                           |          |
|    | Save                           | Ctrl+s   |
|    | Print                          |          |
|    | Copy Element                   | Ctrl+c   |
|    | Paste Element                  | Ctrl+v   |
|    | Cut Element                    | Ctrl+x   |
|    | Undo / Redo                    | Ctrl+z/y |
| <b>Mode</b>   |                                |          |
|    | Select Mode                    |          |
|    | Zoom Mode                      |          |
| <b>Zoom</b>   |                                |          |
|    | Zoom In                        | i        |
|    | Zoom Out                       | o        |
|    | Zoom Full                      | f        |
| <b>Wave Cursor</b>  |                                |          |
|   | Add Cursor                     | a        |
|  | Delete Cursor                  |          |
|   | Jump to Cursor                 | c        |
|  | Jump to next/prev edge         |          |
|  | Jump to next/prev falling edge |          |
|  | Jump to next/prev rising edge  |          |
| <b>Simulation</b>   |                                |          |
|  | Restart Simulation             |          |
|  | Run                            |          |
|  | Run All                        |          |
|  | Break Simulation               |          |
|  | Stop Simulation                |          |

## Simulation

### Start Simulation

1. Select Testbench to simulate
2. Compile
  -  Compile through components
  -  Compile toplevel only
  -  Compile through blocs only
  -  Compile design root (ifdef)
3. Select  file



### Waveform Signals


#### Add Signal

#### Select Signals

#### Simulate =>

#### Display =>

#### Add Wave



### Run (commands)

```
run <time>    run for given time
run 100 us    run until wait in TB
run -all      run until wait in TB
restart -f    force restart
```

### Run (graphic)


```
run <time>    100 us
run -all
restart
```

### Time Units


sec|ms( $10^{-3}$ )|us( $10^{-6}$ )|ns( $10^{-9}$ )|ps( $10^{-12}$ )

## How to Program an FPGA


### 1. Generate Design using HDL-Designer




### 2. Test Design in Simulation




### 3. Synthesize Design Launch ISE




### 4. Generate Design Launch iMPACT



### 5. Programming FPGA




## How to Program an FPGA








### 1. Generate Design using HDL-Designer

- Finite State Machines
- Block Diagrams
- VHDL-Code



### 2. Test Design in Simulation

-  ModelSim Flow
-  Generate
-  ModelSim Compile
-  ModelSim Simulate




### 4. Synthesize Design

Launch iMPACT

Synthesize  Place & Route → Generate Programming File

- Processes: EIN\_chrono - struct
- Design Summary/Reports
  - Design Utilities
  - User Constraints
  - Synthesize - XST
  - Implement Design
  - Generate Programming File
  - Configure Target Device










### 3. Prepare for Synthesis

Launch Xilinx Project Navigator (ISE)


- Generate VHDL Files
- Concatenate VHDL Files
- Trim Libraries
- Create ISE Project File
- Start ISE Program




-  Prepare for Synthesis
-  Generate
-  Concatenate HDL
-  Trim libraries
-  Xilinx Project Navigator
-  Update.xise
-  Xilinx Project navigator

### 5. Programming FPGA

Launch Impact




Initialize Chain




Assign Configuration File

.msc (ROM / Left) → keeps code when FPGA is reset  
.bit (FPGA RAM / right) → loses code when FPGA is reset



Program



## Create component

Add bloc


Wire needed I/O

Double-click or "Open As" → "New View"

⇒ "Graphics View"

⇒ "Block Diagram" for blocks

⇒ "State Diagram" for state machine




Give your unit a name (block name)

Give the view a name

(per bloc different view are possible)


Ensure the correct I/O type

Set the bounds for multi-bits types



Right-click on bloc

⇒ Convert Bloc to Component



## Component interface

Right click on component

⇒ "Open As" ⇒ "Interface"

| A     | B     | C    | D                 | E               | F       | G       |
|-------|-------|------|-------------------|-----------------|---------|---------|
| Group | Name  | Mode | Type              | Bounds          | Initial | Comment |
| 1     | clock | IN   | std_ulogic        |                 |         |         |
| 2     | do    | IN   | std_ulogic_vector | (15:0)          |         |         |
| 3     | reset | IN   | std_ulogic        |                 |         |         |
| 4     | redo  | OUT  | std_ulogic        |                 |         |         |
| 5     | undo  | OUT  | std_ulogic_vector | (globalDef-1:0) |         |         |

Interface tab allow to modify I/O

Symbol tab allow to modify visual representation :

- position of I/O Ports
- size of the component

| A     | B         | C       | D     | E      | F       |
|-------|-----------|---------|-------|--------|---------|
| Group | Name      | Type    | Value | Pragma | Comment |
| 1     | globalDef | natural | 16    | NO     |         |
| 2     |           |         |       |        |         |

Generics tab allow to set default generic values

## Generics mapping


Generics given in last tab are default values.

They can be overridden :

right-click on component


⇒ "Generics / Parameters"

⇒ "Edit mappings"




## FOR / IF Generate

They are both available while creating the circuit under :



FOR Generate frames allow to create n iterations of the same structure

IF Generate frames allow to create structure if a given condition is fulfilled



### Watch out !

Here, we will do this block with i from (0 to 7)


Signal **undo** must be at least (7 DOWNTO 0)

But signal **andout** must be at least (8 DOWNTO 0)

(as we have andout(i+1), so when i = 7 ⇒ i+1 = 8)

Also, ensure that the first bit **andout(0)**

is connected.




Here, the IF Generate tells HDL to create the AND gate only if i < 7.

So, when i will be 7 (or more if it could), the gate would not be generated, and so **andout** stays in the bounds (7 DOWNTO 0).

## 1st rule

Same clock and reset


Each sequential logic uses the same clock and reset



## 2nd rule

No use of gate delay's


Never use logical elements to create a delay



## 3rd rule

Clock connection


No control of the clock with a logical element



## 4th rule

Reset connections


Asynchronous inputs cannot be used to create a functionality of the circuit



## 5th rule

Initial state


Every sequential logic needs to be initialized at the beginning



## 6th rule

I/O connections


Input must not be left in high impedance  
Outputs must not be short-circuited (unless tristates are used)



## 7th rule

Synchronization


Inputs needs to be synchronized with D-FlipFlops



## 8th rule

Asynchronous reset


The internal reset disappearance must be synchronous to the clock, but its appearance is asynchronous



## 9th rule

Gate fan-out

Evaluate the fan-in and fan-out of the gates



## Maximal clock frequency

$$T_{min} \leq T_{ClkQ_{max}} + T_{QD_{max}} + T_{skew} - T_{setup_{max}}$$

- $T_{ClkQ}$  - delay time between the clock edge and the flip-flop output Q
- $T_{QDmax}$  - delay of the longest chain of gates between an output Q of a sequential logic and an input D of a sequential logic responsive to the same edge of the same clock
- $T_{skew}$  - is the clock shift with respect to the clock inputs of the sequential logic
- $T_{setup}$  - is the setup time of the sequential logic