



Add Yellow Embedded Code



# Simulation Start Simulation

- 1. Select Testbench to simulate
- 2. Compile
- M Compile through components
- M Compile toplevel only
- Compile through blocs only
- 🙀 Compile design root (ifdef)





Waveform Signals

Add Signal Select Signals Simulate ⇒ Display ⇒ Add Wave



### Run (commands)

run <time> run 100 us run -all restart -f

run for given time

run until wait in TB force restart

## Run (graphic)





Time Units

 $sec|ms(10^{-3})|us(10^{-6})|ns(10^{-9})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us(10^{-12})|us$ 



## How to Program an FPGA

1. Generate Design using HDL-Designer
















3. Synthesize Design Launch ISE



4. Generate Design




Processes: EIN chrono - struct



### 5. Programming FPGA


Configure Target Device 🛬



Don't Panic










#### Create component

Add bloc Wire needed I/O 1.

Double-click or "Open As"  $\rightarrow$  "New View"


- $\Rightarrow$  "Graphics View"
- $\Rightarrow$  "Block Diagram" for blocks
- $\Rightarrow$  "State Diagram" for state machine



Give your unit a name (block name)
Give the view a name

(per bloc different view are possible)
Ensure the correct I/O type

Set the bounds for multi-bits types



## Component interface

Right click on component

⇒ "Open As" ⇒ "Interface"

	Α	В	С	D	E	F	G
A	Group	Name	Mode	Type	Bounds	Initial	Comment
1		clock	IN	std_ulogic			
2		do	IN	std_ulogic_vector	(15:0)		
3		reset	IN	std_ulogic			
4		redo	OUT	std_ulogic			
5		undo	OUT	std_ulogic_vector	(globalDef-1:0)		
6							

Interface tab allow to modify I/O

Symbol tab allow to modify visual representation:

- position of I/O Ports
- size of the component

	А	В	С	D	E	F
	Group	Name	Туре	Value	Pragma	Comment
1		globalDef	natural	16	NO	
2						

Generics tab allow to set default generic values

### Generics mapping

Generics given in last tab are default values.

They can be overriden: right-click on component

⇒ "Generics / Parameters"

 $\Rightarrow$  "Edit mappings"

E Components	- HDL Generation ▼ Generate Ge	L Generation  Denerate Generic Mappings for this instance				
Text Violatily PostMap Frame Attributes Appearance	□ Generate Generic Declarations in the Component Declaration     □ Add OFF/ON programs around Generic Declarations and Mappings					
B-3 Blocks B-3 Embedded Blocks						
B- ∰ ModuleWare B- ∰ External Ps	Inst Name	Name	Type	Value	Pragma	Comment
	U.5		natural	- 5	NO	

#### **VHDL Types**

Types tell us "how the data is represented" and "what value it can take"

Std\_logic 1 bit resolved signal Std\_ulogic 1 bit unresolved signal

The difference is while wiring two outputs together,

the ulogic would produce an error during compilation, while the logic would allow the simulation to run, and output an 'X' value.

## FOR / IF Generate

They are both available while creating the circuit under :



Std\_(u)logic\_vector Bus of multiple bits


Unsigned Bus of multiple bits read as unsigned value Bus of multiple bits read as 2cl value

Natural Integer type ranging from 0 to 2'147'483'647.

Time "physical" type representing the time

primary base of 1 [fs] - Ex: TIME\_DELTA: time := 100ns;


FOR Generate frames allow to create n iterations of the same structure



#### Watch out!

Here, we will do this block with i from (0 to 7) Signal undo must be at least (7 DOWNTO 0) But signal andout must be at least (8 DOWNTO 0) (as we have andout(i+1), so when  $i = 7 \Rightarrow i+1 = 8$ ) Also, ensure that the first bit andout(0) is connected.

IF Generate frames allow to create structure if a given condition is fulfilled




Here, the IF Generate tells HDL to create the AND gate only if i < 7. So, when i will be 7 (or more if it could), the gate would not be generated, and so andout stays in the bounds (7 DOWNTO 0).






Same clock and reset
Each sequential logic uses and the same clock and reset



#### 3rd rule

Clock connection


No control of the clock with a logical element



#### 5th rule


Initial state

Every sequential logic needs to be initialized at the beginning



#### 7th rule


Synchronization
Inputs needs to be synchonized with D-FlipFlops



#### 9th rule


Gate fan-out

Evaluate the fan-in and fan-out of the gates



#### 2nd rule


No use of gate delay's Never use logical elements to create a delay



#### 4th rule

Reset connections


Asynchronous inputs cannot be used to create a functionality of the circuit



#### 6th rule

I/O connections


Input must not be left in high impedance
Outputs must not be short-circuited
(unless tristates are used)



#### 8th rule

Asynchronous reset

The internal reset disappearance must be synchronous to the clock, but its appearance is asynchronous



### Maximal clock frequency

 $T_{min} \leq T_{ClkQ_{max}} + TQD_{max} + T_{skew} - T_{setup_{max}}$ 

- TClkQ delay time between the clock edge and the flip-flop output Q
- TQDmax delay of the longest chain of gates between an output Q of a sequential logic and an input D of a sequential logic responsive to the same edge of the same clock
- Tskew is the clock shift with respect to the clock inputs of the sequential logic
- Tsetup is the setup time of the sequential logic