2 3 7 8 9 10 HEVs Route du Rawyl 47 1950 Sion 2 www.hevs.ch Designer: Valentini Samuel samuel.valentini@hevs.ch samuel valentini@yahoo.com FPGA EBS Board : Educative FPGA platform Description Page Title This first page Cover FPGA 1 Xilinx SPARTAN-III FPGA Bank 0 & 1 / Configuration Mode FPGA 2 Xilinx SPARTAN-III FPGA Bank 2 & 3 / Configuration Mode 3 FPGA Alim Xilinx SPARTAN-III FPGA Alimentation / Decoupling Capacitances 4 FPGA Config Xilinx EEPROM / JTAG Connectors / FPGA Done LED / Reset Circuit / Source of FPGA programmation 5 Memory FLASH / SDRAM / Decoupling Capacitances 6 Mezza A and Mezza B Connectors (mezzanine support) 7 Mezzanine Crystal Oscillators / User LED / User Button / Test Point / General Purpose connectors Point-to-point IOs 8 Ethernet / RS232 RS232 Circuit / Ethernet interface and Power Over Ethernet 9 Power Jack Connector / Voltage Detection / DC DC 5V Power 1 10 Power 2 3.3V, 2.5V and 1.2V regulation 11 USB / FPGA dialog over USB / FPGA JTAG over USB 12 USB FPGA_EBS DES 02.2008 Valentini Samuel Part: Cover {Revision} ...\FPGA-EBS\FPGA_EBS_V1.1 FPGA_EBS_V2_0.sch HAUTE ECOLE VALAISANNE - ECOLE D'INGENIEURS 2 3 5





















