


10 HEVs Route du Rawyl 47 1950 Sion 2 www.hevs.ch Designer: Zahno Silvan silvan.zahno@hevs.ch zahno.silvan@gmail.com FPGA EBS Board : Educative FPGA platform Description Page Title Cover This first page FPGA 1 Xilinx SPARTAN-III FPGA Bank 0 & 1 / Configuration Mode 2 3 FPGA 2 Xilinx SPARTAN-III FPGA Bank 2 & 3 / Configuration Mode FPGA Alim Xilinx SPARTAN-III FPGA Alimentation / Decoupling Capacitances 4 5 FPGA Config Xilinx EEPROM / JTAG Connectors / FPGA Done LED / Reset Circuit / Source of FPGA programmation Memory FLASH / SDRAM / Decoupling Capacitances 6 7 Mezza A and Mezza B Connectors (mezzanine support) Mezzanine Point-to-point IOs 8 Crystal Oscillators / User LED / User Button / Test Point / General Purpose connectors Fthernet / RS232 RS232 Circuit / Ethernet interface and Power Over Ethernet 9 Power Jack Connector / Voltage Detection / DC DC 5V 10 Power 1 Power 2 3.3V, 2.5V and 1.2V regulation 11 USB USB / FPGA dialog over USB / FPGA JTAG over USB 12 DES 30.06.2014 Zahno Silvan FPGA_ EBS Part: Cover REV ...\FPGA_EBS_V2.2 FPGA_EBS_V2_2.sch HAUTE ECOLE VALAISANNE - ECOLE D'INGENIEURS 1/13


5


2





























	1	2	3	4	5	6	7	8	9	10
A										A
В										В
С										С
D										D
E										E
										_
F						FPGA_EBS			DES 30,06.20	214 Zahno Silvan
						Part :			et 13 REV V2.2	·
			 		_			ECOLE D'INGENIE		EBSV2.2 BSV22.sch
	1	2	3	4	5	6	7	8	9	10