

# FPGA-EBS3 Electronic

Technical documentation


**Hes·so**  VALAIS  
WALLIS

 School of Engineering

Author: [Amand Axel, Silvan Zahno](#)


Date: March 20, 2023

Version: v1.0





## Contents

<b>Kart Daughterboard (AGLN250)</b>	<b>4</b>
1 Overview . . . . .	5
2 Specifications . . . . .	6
2.1 Overview . . . . .	6
2.2 Supply . . . . .	6
2.3 USB . . . . .	8
2.4 JTAG . . . . .	9
2.5 FPGA . . . . .	9
3 SW Configuration . . . . .	11
3.1 Board configuration . . . . .	11
3.2 Test project . . . . .	11
I Schematic . . . . .	12
II Rooting . . . . .	18
III BOM . . . . .	20
IV Pinout . . . . .	22
V Constraints file . . . . .	24
<b>Kart Motherboard (Battery, PMOD, BLE)</b>	<b>28</b>
1 Overview . . . . .	29
2 Specifications . . . . .	30
2.1 Overview . . . . .	30
2.2 Supply . . . . .	30
2.3 Battery status . . . . .	31
2.4 PMOD connectors . . . . .	32
2.5 Bluetooth dongle . . . . .	32
2.6 Reset . . . . .	33
3 SW Configuration . . . . .	34
3.1 Board configuration . . . . .	34
3.2 Test project . . . . .	34
I Schematic . . . . .	37
II Rooting . . . . .	41
III BOM . . . . .	43
IV Constraints file . . . . .	45
V Battery Level Interface - VHDL . . . . .	48
VI Tx Sequencer - VHDL . . . . .	54
<b>Libero SoC (Microsemi)</b>	<b>58</b>
1 Overview . . . . .	59
1.1 Licensing . . . . .	59
1.2 Version . . . . .	59
1.3 Running Libero . . . . .	59
2 Synthesis . . . . .	61
2.1 Create project . . . . .	61
2.2 Prepare project . . . . .	61
2.3 Synthesize . . . . .	64
2.4 Bitfile . . . . .	64
2.5 Tips . . . . .	65



3	Flashing . . . . .	66
3.1	FlashPro . . . . .	66
3.2	OpenOCD . . . . .	66
3.3	Programming files . . . . .	68
3.4	Flash . . . . .	68
I	OpenOCD board/kart.cfg file . . . . .	69
II	OpenOCD interface/ebs3.cfg file . . . . .	71
III	OpenOCD target/igloo_agln125.cfg file . . . . .	74
IV	OpenOCD target/igloo_agln250.cfg file . . . . .	76
V	OpenOCD target/igloo_agl600.cfg file . . . . .	78





## Kart Daughterboard (AGLN250)


**Hes-SO** // VALAIS  
WALLIS

$\pi$  School of Engineering

Author: [Amand Axel, Silvan Zahno](#)

Date: March 20, 2023

Version: v1.0



## 1 Overview




Figure 1: PCB board

The boards embeds the following functionalities:

- USB or MoBo +5V power input, creating internal voltages and a +3.3V / 3A user rail.
- USB connectivity, with one JTAG channel and one UART (virtual COM port) with TX/Rx **LEDs**.
- External JTAG programmer, automatic JTAG path extender.
- Power-on-reset chip, with an extra reset-button (either on the board or from a MoBo).
- Three user **LEDs** + 1 power **LED** indicator.


### Technical files

The schematic of the board is given under [I Schematic](#).

Rooting is available under [II Rooting](#) (*open the page with Inkscape for layers*).

The bill of material is given under [III BOM](#).

The pinout of the SODIMM-200 connector is available under [IV Pinout](#).



## 2 Specifications

### 2.1 Overview




Figure 2: Card overview

### 2.2 Supply

The board can be powered either through USB (*+5V, no PD*) or from the motherboard (through dedicated SODIMM pins).

The MoBo rail is prioritized over the USB one:






Figure 3: +5V selector - Circuit

Three cases:

- **+5V\_USB**, no **+5V\_MTB** : the transistor's gate is low => it conducts fully, the diode blocks the path back to **+5V\_MTB**.



- no **+5V\_USB, +5V\_MTB** : the diode conducts with a slight loss, while the transistors diode blocks the path back to **+5V\_USB**.
- **+5V\_USB, +5V\_MTB** : the transistors gate is high => it blocks, and the internal diode blocks too (+5V on both sides). *Danger here would be for a too high voltage on the USB rail which would then take precedence over the MTB rail if  $U_{usb} > U_{mtb} - U_{d2} + U_{dt1}$ .*




.tran 2s



Figure 4: +5V selector - Simulation

Internally, a +1.5V and a +3.3V rails are created with the MIC23158YML buck converter:



Buck converters




Figure 5: Buck converter - Circuit

The two feedback pins determine the output voltage value:

$$V_{out} = V_{ref} * \left(1 + \frac{R_h}{R_1}\right), \text{ with } V_{ref} = 0.62[V].$$

For both rails:

$$+3.3V \cdot 0.62 * \left(1 + \frac{309k}{71.5k}\right) = 3.299[V]$$

$$+1.5V \cdot 0.62 * \left(1 + \frac{316k}{221k}\right) = 1.507[V]$$

Only the +3.3V is available further through dedicated SODIMM pins.

The blue LED LD5 indicates voltage on the +3.3V rail.



It simply tells the user some voltage is present on the rail, NOT that its voltage is correct.

The rail is limited to 3A. *No protection against overvoltage or overcurrent exists.*


## 2.3 USB

Thanks to a FTDI2232H chip, the USB connector (over the USB 2.0 norm) can also be used to:

- Flash the FPGA through JTAG (channel A)
- Communicate through UART (Virtual COM port on the PC side, channel B)

The chip is configured through FTDI's program named **FT\_Prog**, which saves it into the 93LC56B EEPROM:

Device Tree	Property	Value	Device Tree	Property	Value
<pre> Template: ngrw_ftprog.xml   FT EEPROM     Chip Details     USB Device Descriptor     USB Config Descriptor     USB String Descriptors   Port A     Hardware     Driver   Port B     Hardware     Driver   IO Pins </pre>	Manufacturer:	HEI	<pre> Template: ss1_ftprog.xml   FT EEPROM     Chip Details     USB Device Descriptor     USB String Descriptors   Hardware Specific     Port A       Hardware       Driver     Port B       Hardware       Driver     IO Pins </pre>	RS232 UART	<input type="radio"/>



Device Tree	Property	Value
Template: ss1_ftprog.xml		
FT EEPROM	RS232 UART	<input checked="" type="radio"/>
Chip Details	245 FIFO	<input type="radio"/>
USB Device Descriptor	CPU FIFO	<input type="radio"/>
USB Config Descriptor	OPTO Isolate	<input type="radio"/>
USB String Descriptors		
Hardware Specific		
Port A		
Hardware		
Driver		
Port B		
Hardware		
Driver		
IO Pins		

Figure 6: FT\_Prog configuration

The UART (channel B) consists only of Rx and Tx (no flow controls). The bicolor LED LD1 indicates data transfer: blue means the board is receiving, while yellow is for data sent to host.



| The chip needs to be configured first for the UART to work !

## 2.4 JTAG

The JTAG protocol is used to flash the [FPGA](#).

It is done either through the USB or with a dedicated programmer (such as the FlashPro4 from Microsemi) on connector J2 with the following pinning (As seen from top):




Figure 7: External programmer pinning

Both usages are explained under [Libero SoC \(Microsemi\)](#).


The NC7SV126P5X buffer (U7) is used to extend the JTAG path through any other chip who may be present on the motherboard. By setting the signal **JTAG\_SHORT\_SEL** to '0', the output is no more linked to TDI such that the motherboard is responsible to close the JTAG data path.

## 2.5 FPGA

The [FPGA](#) can be either an AGLN125 or an AGLN250 from Microsemi.



| When using the AGLN250, pins 46, 99 and 100 of the chip (pins 89, 194 and 195 of the SODIMM respectively) are power pins. DO NOT inject power back into them.



The [FPGA](#) is clocked with a 10 MHz quartz. One PLL block is internally available.

**Reset** The APX811-31U is used as power-on-reset monitor, holding the reset signal low while either the power is bad ( $< 3.08$  V) or the user presses button S1. Also, one can reset the [FPGA](#) by setting the dedicated **nRESET\_IN** signal low from the motherboard:




Figure 8: Power-on-reset

**Chip selection** Two jumpers allow to adapt the board for either an AGLN125 or an AGLN250 [FPGA](#). They are labeled on the board as:





Figure 9: [FPGA](#) chip selection jumpers

They are open for the AGLN125 chip, because those are linked to I/Os pins.

On the AGLN250, they must both be short-circuited since they are power pins and need to be connected to the correct sources.

**VCC\_PLF jumper** A jumper named **VCC\_PLF** (can be seen figure 9) ties the analog PLL power supply to the ground to reduce the chip's power consumption. If opened, it must be manually wired to a filtered supply to work.



### 3 SW Configuration

The board is used with Libero [Libero SoC \(Microsemi\)](#).

#### 3.1 Board configuration

The default configuration (constraints file) for the board is available under [V Constraints file](#).

- Bank voltages are set with:

```
set_iobank Bank1 -vcci 3.3 -fixed yes (sets bank to 3.3V)
```

- I/Os are declared as:

```
set_io Rx_BLE -pinname 3 -fixed yes -DIRECTION Input -RES_PULL Up
set_io {PMOD1[1]} -pinname 8 -fixed yes -DIRECTION Output
set_io SDA_battery -pinname 5 -fixed yes -DIRECTION InOut
```

- set\_io: io name in the VHDL file, use {Name[IDX]} for vectors
- pinname: the IO number
- DIRECTION: Input, Output or InOut
- RES\_PULL: Up, Down, or omit the argument for none

#### 3.2 Test project

*The tester is planned for 10 MHz clocks.*

A HDL Designer test project is available with the following:

- LEDs will light one after the other at 2 Hz.






Figure 10: HDL Designer test program


For more complete tests, see [Kart Motherboard \(Battery, PMOD, BLE\)](#).

# I Schematic





1 2 3 4



EBS3\_DB\_Igloo\_Kart.PrcPcb

**Hes-SO** // VALAIS WALLIS

Date : 02.05.2022



FPGA\_AlimPeriph.SchDoc

Revision : 1.1



Sheet 3 of 5

Design by : AmA


C:\dev\eb3\10\_PCB\01\_Kart\_DB\EBS3\_DB\_Igloo\_Kart\FPGA\_AlimPeriph.SchDoc

1 2 3 4

## FPGA IOs



SODIMM-200 connections



1mm PCB Thickness

EBS3\_DB\_Igloo\_Kart.PrjPcb  
SODIMM200.SchDoc

Date : 02.05.2022




Revision : 1.1

Sheet 5 of 5

Design by : AmA

C:\dev\eb3\10\_PCB\01\_Kart\_DB\EBS3\_DB\_Igloo\_Kart\SODIMM200.SchDoc

## **II Rooting**




**III BOM**



# **IV Pinout**



## **V Constraints file**



```

# Actel Physical design constraints file
# Family: IGLOO , Die: AGLN250V5 , Package: 100 VQG

#-----
# Clocks and reset
#
set_io  clock          -pinname 65      -fixed yes      -DIRECTION Input
set_io  reset_n         -pinname 21      -fixed yes      -DIRECTION Input

#-----
# I/O - DOBO
#
set_io  LED_R           -pinname 26      -fixed yes      -DIRECTION Output
set_io  LED_Y           -pinname 23      -fixed yes      -DIRECTION Output
set_io  LED_G           -pinname 22      -fixed yes      -DIRECTION Output

#-----
# UART (USB)
#
set_io  Tx_USB          -pinname 7       -fixed yes      -DIRECTION Output
set_io  Rx_USB          -pinname 6       -fixed yes      -DIRECTION Input   -RES_PULL Up

#####
# IO banks setting
#
set_iobank Bank1        -vcci 3.3      -fixed yes
set_iobank Bank0        -vcci 3.3      -fixed yes

#####
# MOBO specific
#
set_io  SDA_battery     -pinname 5       -fixed yes      -DIRECTION InOut
set_io  SCL_battery     -pinname 4       -fixed yes      -DIRECTION Output


set_io  Tx_BLE          -pinname 2       -fixed yes      -DIRECTION Output
set_io  Rx_BLE          -pinname 3       -fixed yes      -DIRECTION Input   -RES_PULL Up

set_io  {PMOD1[1]}       -pinname 8       -fixed yes      -DIRECTION Output
set_io  {PMOD1[2]}       -pinname 10      -fixed yes      -DIRECTION Output
set_io  {PMOD1[3]}       -pinname 11      -fixed yes      -DIRECTION Output
set_io  {PMOD1[4]}       -pinname 13      -fixed yes      -DIRECTION Output
set_io  {PMOD1[5]}       -pinname 15      -fixed yes      -DIRECTION Output
set_io  {PMOD1[6]}       -pinname 16      -fixed yes      -DIRECTION Output
set_io  {PMOD1[7]}       -pinname 19      -fixed yes      -DIRECTION Output
set_io  {PMOD1[8]}       -pinname 20      -fixed yes      -DIRECTION Output

set_io  {PMOD2[1]}       -pinname 27      -fixed yes      -DIRECTION Output
set_io  {PMOD2[2]}       -pinname 28      -fixed yes      -DIRECTION Output
set_io  {PMOD2[3]}       -pinname 29      -fixed yes      -DIRECTION Output
set_io  {PMOD2[4]}       -pinname 30      -fixed yes      -DIRECTION Output

set_io  {PMOD3[1]}       -pinname 31      -fixed yes      -DIRECTION Output
set_io  {PMOD3[2]}       -pinname 32      -fixed yes      -DIRECTION Output
set_io  {PMOD3[3]}       -pinname 33      -fixed yes      -DIRECTION Output
set_io  {PMOD3[4]}       -pinname 34      -fixed yes      -DIRECTION Output
set_io  {PMOD3[5]}       -pinname 35      -fixed yes      -DIRECTION Output
set_io  {PMOD3[6]}       -pinname 36      -fixed yes      -DIRECTION Output
set_io  {PMOD3[7]}       -pinname 40      -fixed yes      -DIRECTION Output
set_io  {PMOD3[8]}       -pinname 41      -fixed yes      -DIRECTION Output

```



```

set_io {PMOD4[1]} -pinname 42 -fixed yes -DIRECTION Output
set_io {PMOD4[2]} -pinname 43 -fixed yes -DIRECTION Output
set_io {PMOD4[3]} -pinname 44 -fixed yes -DIRECTION Output
set_io {PMOD4[4]} -pinname 45 -fixed yes -DIRECTION Output
# CANNOT BE USED ON AGLN250 ! #set_io PM4_5 -pinname 46 -fixed yes -DIRECTION Input
set_io {PMOD4[5]} -pinname 57 -fixed yes -DIRECTION Output
set_io {PMOD4[6]} -pinname 58 -fixed yes -DIRECTION Output
set_io {PMOD4[7]} -pinname 59 -fixed yes -DIRECTION Output

set_io {PMOD5[1]} -pinname 60 -fixed yes -DIRECTION Output
set_io {PMOD5[2]} -pinname 61 -fixed yes -DIRECTION Output
set_io {PMOD5[3]} -pinname 62 -fixed yes -DIRECTION Output
set_io {PMOD5[4]} -pinname 63 -fixed yes -DIRECTION Output
set_io {PMOD5[5]} -pinname 64 -fixed yes -DIRECTION Output
set_io {PMOD5[6]} -pinname 69 -fixed yes -DIRECTION Output
set_io {PMOD5[7]} -pinname 70 -fixed yes -DIRECTION Output
set_io {PMOD5[8]} -pinname 71 -fixed yes -DIRECTION Output


set_io {PMOD6[1]} -pinname 72 -fixed yes -DIRECTION Output
set_io {PMOD6[2]} -pinname 73 -fixed yes -DIRECTION Output
set_io {PMOD6[3]} -pinname 76 -fixed yes -DIRECTION Output
set_io {PMOD6[4]} -pinname 77 -fixed yes -DIRECTION Output
set_io {PMOD6[5]} -pinname 78 -fixed yes -DIRECTION Output
set_io {PMOD6[6]} -pinname 79 -fixed yes -DIRECTION Output
set_io {PMOD6[7]} -pinname 80 -fixed yes -DIRECTION Output
set_io {PMOD6[8]} -pinname 81 -fixed yes -DIRECTION Output

set_io {PMOD7[1]} -pinname 82 -fixed yes -DIRECTION Output
set_io {PMOD7[2]} -pinname 83 -fixed yes -DIRECTION Output
set_io {PMOD7[3]} -pinname 84 -fixed yes -DIRECTION Output
set_io {PMOD7[4]} -pinname 85 -fixed yes -DIRECTION Output
set_io {PMOD7[5]} -pinname 86 -fixed yes -DIRECTION Output
set_io {PMOD7[6]} -pinname 90 -fixed yes -DIRECTION Output
set_io {PMOD7[7]} -pinname 91 -fixed yes -DIRECTION Output
set_io {PMOD7[8]} -pinname 92 -fixed yes -DIRECTION Output

set_io {PMOD8[1]} -pinname 93 -fixed yes -DIRECTION Output
set_io {PMOD8[2]} -pinname 94 -fixed yes -DIRECTION Output
set_io {PMOD8[3]} -pinname 95 -fixed yes -DIRECTION Output
set_io {PMOD8[4]} -pinname 96 -fixed yes -DIRECTION Output
set_io {PMOD8[5]} -pinname 97 -fixed yes -DIRECTION Output
set_io {PMOD8[6]} -pinname 98 -fixed yes -DIRECTION Output
# CANNOT BE USED ON AGLN250 ! #set_io PM8_7 -pinname 99 -fixed yes -DIRECTION Input
# CANNOT BE USED ON AGLN250 ! #set_io PM8_8 -pinname 100 -fixed yes -DIRECTION Input

```





# Kart Motherboard (Battery, PMOD, BLE)

**Hes-SO** // VALAIS  
WALLIS

 School of Engineering

Author: [Amand Axel, Silvan Zahno](#)

Date: March 20, 2023

Version: v1.0



## 1 Overview




Figure 1: PCB board

The boards embeds the following functionalities:


- Battery connectors for 2 \* 6V packs (Tamiya side-connector type), 3A fuse-protected
- Charger input connector (Tamiya side-connector type)
- Switch input to power the board on
- I<sup>2</sup>C DAC for battery voltage and current readings
- Four standard expanded dual PMOD connectors (PMOD + +12V pin)
- Three flat-cable expanded dual PMOD connectors (PMOD + +12V pin)
- One flat-cable single PMOD connector
- Connector for a nRF52840 BLE-USB dongle, with two headers for UART sniffing and four state LEDs
- Extra reset button for the [FPGA](#)

### Technical files

The schematic of the board is given under [I Schematic](#).

Rooting is available under [II Rooting](#) (*open the page with Inkscape for layers*).

The bill of material is given under [III BOM](#).



## 2 Specifications

### 2.1 Overview




Figure 2: Card overview

### 2.2 Supply

The board is powered thanks to two Ni-Cd +6V packs connected on J2 and J4:





Figure 3: Battery power



If powered through the SODIMM card, any extension card requiring +12V and the nRF52840 dongle will not be working.

The circuit is protected with a 3A slow fuse and is switched on and off with a button on J3. By default (no switch or it being open) the transistor does not conduct.



The circuit contains no reverse voltage protection. Be sure the batteries are oriented correctly before connecting them.

Connector J1 allows for an external charger to be plugged in and recharge the two Ni-Cd packs directly.



Be sure to power off the rest of the circuit. Charging may induce greater voltage than the pack itself. Never exceed a charge rate of 1C (gives roughly 80% of the battery capacity), and prefer a rate of C/10.

The polarities of the batteries and charger connectors are the following:




Figure 4: Batteries and charger polarities

The voltage is then stepped down to power both the daughterboard and the nRF52840 dongle with +5V through the BD9D321EFJ buck converter.  $V_{out}$  is set through R8, R9 and L1, the values being given in the datasheet:


$$V_{in} = +12[V], V_{out} = +5[V] \Rightarrow R8 = 123.3[k], R9 = 22[k], L1 = 3.3[\mu H].$$

### 2.3 Battery status

The battery voltage and current are read through the MCP3426A0 ADC converter. Since the chip can read differential signals from  $\pm V_{ref} = \pm 2.048[V]$  and both our values are positive only, the measuring scale will miss 1 bit (MSB always 0 = always positive). The input must never be greater than  $V_{ref}$ .



In the tester [3 SW Configuration](#), the conversion rate is set to 60 samples per second (14 bits, i.e. 13 useful bits) with a gain of \*1.



The voltage is read through a resistor bridge with a gain of  $G = \frac{R6}{R6+R3} = \frac{10k}{68k+10k} = 0.128$ . With two Ni-Cd packs of 5 cells each the maximum voltage is  $V_{ch1_{max}} = V_{12V_{max}} * G = 2*5*1.3*0.128 = 1.66[V]$ .

The current is read on a  $5\text{ m}\Omega$  shunt resistor with the NCS199A2R shunt-monitor (see U1 on [2.2 Supply](#)). Its internal gain is 100\*, which gives a maximal output for 3 A of  $V_{ad2} = I_{max} * R_{shunt} * G = 3 * 5m * 100 = 1.5[V]$ . The maximal voltage on the resistor is  $V_{shunt_{max}} = R_{shunt} * I_{max} = 5m * 3 = 15[mV]$  with a dissipated power of  $P_{shunt_{max}} = R_{shunt} * I_{max}^2 = 5m * 3 * 3 = 45[mW]$ .

## 2.4 PMOD connectors

The PMOD connector present on the board are slightly modified to include an extra +12V pin.

The female socket, front faced, contains the following pins:



Figure 5: Modified PMODs pining

The flat cable versions have the following pinings (as seen from top):




Figure 6: Modified flat-cable PMODs pining



Extra precaution must be taken not to plug extension boards in the wrong pins/direction !

## 2.5 Bluetooth dongle

Pins B1 are meant to host a nRF52840 BLE-USB dongle from Nordic Semiconductor:




Figure 7: nRF52840 dongle

The dongle is powered by +5 V and creates its own +3.3 V rail which is used for the rest of the I/Os.


It has four dedicated [LEDs](#) which can be used to display its current status.

The module communicates with the [FPGA](#) through a dedicated UART line and can also access pins of the PMOD3 connector (either to control an external module itself, interact with the [FPGA](#), add flow control to the UART line ...).

Finally, he also gets the [nPOR](#) signal as input to detect system reset.

## 2.6 Reset

The button labeled **FPGA Reset** allows to reset the FPGA by setting the [nRESET\\_IN](#) signal low.



### 3 SW Configuration

The board is used with Libero [Libero SoC \(Microsemi\)](#).

#### 3.1 Board configuration

The default configuration (constraints file) for the board is available under [IV Constraints file](#).

- Bank voltages are set with:

```
set_iobank Bank1 -vcci 3.3 -fixed yes (sets bank to 3.3V)
```

- I/Os are declared as:

```
set_io Rx_BLE -pinname 3 -fixed yes -DIRECTION Input -RES_PULL Up
set_io {PMOD1[1]} -pinname 8 -fixed yes -DIRECTION Output
set_io SDA_battery -pinname 5 -fixed yes -DIRECTION InOut
```

- set\_io: io name in the VHDL file, use {Name[IDX]} for vectors
- pinname: the IO number
- DIRECTION: Input, Output or InOut
- RES\_PULL: Up, Down, or omit the argument for none

#### 3.2 Test project

*The tester is planned for 10 MHz clocks.*

A HDL Designer test project is available with the following:

- PMODs I/Os (except PMOD3 pins 2-4-6-7) will blink at either 10, 2 or 1 Hz.
- The ADC is setup then periodically read (each refresh (1 s) toggles the embedded yellow LED, the green LED indicates an idle state (waiting for the second to pass) and the red one is on when current is not zero).
- The FTDI UART Tx signal is redirected to the BLE device, while the BLE Tx is AND with the previously read measurement (both should not emit simultaneously to avoid scrambled data).
- The SCL and SDA in-out internal signals are redirected to PMOD3 pins 2-4-6-7 for debug measurements.

The blinking PMOD part is the following:

## Kart Motherboard (Battery, PMOD, BLE)





Figure 8: Tester - blinkers

The ADC measurements and UART handling are made in the following:




Figure 9: Tester - ADC and UART

The **batteryLevelInterface** is composed as:







Figure 10: Tester - blinks


Generic IIC transmitter and receivers are read from the **batteryLevelSequencer** block to setup and read from the ADC. The related code is given in appendix [V Battery Level Interface - VHDL](#): after the **refresh** signal blinks, the **sendI2cCommands** process setup the read channel, reads, redo the process for the second channel, while the **readFSM** and **storeData** processes register the data to internal registers.

The Tx sequencer code is given in appendix [VI Tx Sequencer - VHDL](#): it waits 1 second, toggle the refresh and wait another 100 ms, then send " **Voltage :** " followed by the ASCII-converted value of the voltage, same then for the current and loop as is indefinitely.


# I Schematic








## **II Rooting**



**III BOM**



## **IV Constraints file**



```

# Actel Physical design constraints file
# Family: IGLOO , Die: AGLN125, AGLN250, AGL600

#-----
# Clocks and reset
#
set_io  clock          -pinname 65      -fixed yes     -DIRECTION Input
set_io  reset_n         -pinname 21      -fixed yes     -DIRECTION Input

#-----
# I/O - DOBO
#
set_io  LED_R           -pinname 26      -fixed yes     -DIRECTION Output
set_io  LED_Y           -pinname 23      -fixed yes     -DIRECTION Output
set_io  LED_G           -pinname 22      -fixed yes     -DIRECTION Output

#-----
# UART (USB)
#
set_io  Tx_USB          -pinname 7       -fixed yes     -DIRECTION Output
set_io  Rx_USB          -pinname 6       -fixed yes     -DIRECTION Input   -RES_PULL Up

#####
# IO banks setting
#
set_iobank Bank1        -vcci 3.3     -fixed yes
set_iobank Bank0        -vcci 3.3     -fixed yes

#####
# MOBO specific
#
set_io  SDA_battery     -pinname 5       -fixed yes     -DIRECTION InOut
set_io  SCL_battery     -pinname 4       -fixed yes     -DIRECTION Output


set_io  Tx_BLE          -pinname 2       -fixed yes     -DIRECTION Output
set_io  Rx_BLE          -pinname 3       -fixed yes     -DIRECTION Input   -RES_PULL Up

set_io  {PMOD1[1]}       -pinname 8       -fixed yes     -DIRECTION Output
set_io  {PMOD1[2]}       -pinname 10      -fixed yes     -DIRECTION Output
set_io  {PMOD1[3]}       -pinname 11      -fixed yes     -DIRECTION Output
set_io  {PMOD1[4]}       -pinname 13      -fixed yes     -DIRECTION Output
set_io  {PMOD1[5]}       -pinname 15      -fixed yes     -DIRECTION Output
set_io  {PMOD1[6]}       -pinname 16      -fixed yes     -DIRECTION Output
set_io  {PMOD1[7]}       -pinname 19      -fixed yes     -DIRECTION Output
set_io  {PMOD1[8]}       -pinname 20      -fixed yes     -DIRECTION Output

set_io  {PMOD2[1]}       -pinname 27      -fixed yes     -DIRECTION Output
set_io  {PMOD2[2]}       -pinname 28      -fixed yes     -DIRECTION Output
set_io  {PMOD2[3]}       -pinname 29      -fixed yes     -DIRECTION Output
set_io  {PMOD2[4]}       -pinname 30      -fixed yes     -DIRECTION Output

set_io  {PMOD3[1]}       -pinname 31      -fixed yes     -DIRECTION Output
set_io  {PMOD3[2]}       -pinname 32      -fixed yes     -DIRECTION Output
set_io  {PMOD3[3]}       -pinname 33      -fixed yes     -DIRECTION Output
set_io  {PMOD3[4]}       -pinname 34      -fixed yes     -DIRECTION Output
set_io  {PMOD3[5]}       -pinname 35      -fixed yes     -DIRECTION Output
set_io  {PMOD3[6]}       -pinname 36      -fixed yes     -DIRECTION Output
set_io  {PMOD3[7]}       -pinname 40      -fixed yes     -DIRECTION Output
set_io  {PMOD3[8]}       -pinname 41      -fixed yes     -DIRECTION Output

```



```

set_io {PMOD4[1]} -pinname 42 -fixed yes -DIRECTION Output
set_io {PMOD4[2]} -pinname 43 -fixed yes -DIRECTION Output
set_io {PMOD4[3]} -pinname 44 -fixed yes -DIRECTION Output
set_io {PMOD4[4]} -pinname 45 -fixed yes -DIRECTION Output
# CANNOT BE USED ON AGLN250 ! AGLN125 and AGL600 OK ! #set_io PM4_5 -pinname 46 -fixed yes
set_io {PMOD4[5]} -pinname 57 -fixed yes -DIRECTION Output
set_io {PMOD4[6]} -pinname 58 -fixed yes -DIRECTION Output
set_io {PMOD4[7]} -pinname 59 -fixed yes -DIRECTION Output

set_io {PMOD5[1]} -pinname 60 -fixed yes -DIRECTION Output
set_io {PMOD5[2]} -pinname 61 -fixed yes -DIRECTION Output
set_io {PMOD5[3]} -pinname 62 -fixed yes -DIRECTION Output
set_io {PMOD5[4]} -pinname 63 -fixed yes -DIRECTION Output
set_io {PMOD5[5]} -pinname 64 -fixed yes -DIRECTION Output
set_io {PMOD5[6]} -pinname 69 -fixed yes -DIRECTION Output
set_io {PMOD5[7]} -pinname 70 -fixed yes -DIRECTION Output
set_io {PMOD5[8]} -pinname 71 -fixed yes -DIRECTION Output


set_io {PMOD6[1]} -pinname 72 -fixed yes -DIRECTION Output
set_io {PMOD6[2]} -pinname 73 -fixed yes -DIRECTION Output
set_io {PMOD6[3]} -pinname 76 -fixed yes -DIRECTION Output
set_io {PMOD6[4]} -pinname 77 -fixed yes -DIRECTION Output
set_io {PMOD6[5]} -pinname 78 -fixed yes -DIRECTION Output
set_io {PMOD6[6]} -pinname 79 -fixed yes -DIRECTION Output
set_io {PMOD6[7]} -pinname 80 -fixed yes -DIRECTION Output
set_io {PMOD6[8]} -pinname 81 -fixed yes -DIRECTION Output

set_io {PMOD7[1]} -pinname 82 -fixed yes -DIRECTION Output
set_io {PMOD7[2]} -pinname 83 -fixed yes -DIRECTION Output
set_io {PMOD7[3]} -pinname 84 -fixed yes -DIRECTION Output
set_io {PMOD7[4]} -pinname 85 -fixed yes -DIRECTION Output
set_io {PMOD7[5]} -pinname 86 -fixed yes -DIRECTION Output
set_io {PMOD7[6]} -pinname 90 -fixed yes -DIRECTION Output
set_io {PMOD7[7]} -pinname 91 -fixed yes -DIRECTION Output
set_io {PMOD7[8]} -pinname 92 -fixed yes -DIRECTION Output

set_io {PMOD8[1]} -pinname 93 -fixed yes -DIRECTION Output
set_io {PMOD8[2]} -pinname 94 -fixed yes -DIRECTION Output
set_io {PMOD8[3]} -pinname 95 -fixed yes -DIRECTION Output
set_io {PMOD8[4]} -pinname 96 -fixed yes -DIRECTION Output
set_io {PMOD8[5]} -pinname 97 -fixed yes -DIRECTION Output
set_io {PMOD8[6]} -pinname 98 -fixed yes -DIRECTION Output
# CANNOT BE USED ON AGLN250 ! AGLN125 and AGL600 OK ! #set_io PM8_7 -pinname 99 -fixed yes -
# CANNOT BE USED ON AGLN250 ! AGLN125 and AGL600 OK ! #set_io PM8_8 -pinname 100 -fixed yes -

```


# **V Battery Level Interface - VHDL**



```

1  --
2  -- VHDL Architecture Sensors.batteryLevelSequencer.rtl
3  --
4  -- Created:
5  --         by - axel.amand.UNKNOWN (WE7860)
6  --         at - 17:19:58 19.05.2022
7  --
8  -- using Mentor Graphics HDL Designer(TM) 2019.2 (Build 5)
9  --
10
11 library Common;
12   use Common.CommonLib.all;
13
14 library Kart;
15   use Kart.Kart.all;
16
17 ARCHITECTURE rtl OF batteryLevelSequencer IS
18
19 constant sequenceLength : positive := 2*4 + 2*6 + 2*1;
20 signal sequenceCounter: unsigned(requiredBitNb(sequenceLength)-1 downto 0);
21
22 constant i2cWordBitNb: positive := 8;
23 subtype i2cWordType is std_ulogic_vector(i2cWordBitNb-1 downto 0);
24 constant i2cStart           : i2cWordType := X"00";
25 constant i2cStop            : i2cWordType := X"FF";
26 constant i2cRead             : i2cWordType := X"FF";
27 -- MCP3426
28 constant mcpAddress          : i2cWordType := "11010000";
29
30 -- Configuration register
31 constant ready : std_ulogic := '1';
32   -- channel
33 constant channel1 : std_ulogic_vector(1 downto 0) := "00";
34 constant channel2 : std_ulogic_vector(1 downto 0) := "01";
35   -- conversion mode, 1 = continuous, 0 = one-shot
36 constant conversionMode : std_ulogic := '0';
37   -- SR : 00 = 240 SPS (12bits), 01 = 60 SPS (14 bits), 10 = 15 SPS (16 bits)
38   -- Check datasheet for how data is handled and modify storeData process
39 constant sampleRate : std_ulogic_vector(1 downto 0) := "01";
40   -- 00 = x1, 01 = x2, 10 = x4, 11 = x8
41 constant gain : std_ulogic_vector(1 downto 0) := "00";
42
43 -- Voltage (2+1B) and current (2+1B)
44 constant readLength : positive := 4; -- 2+1B + null state
45
46 signal startStop: std_ulogic;
47 signal i2cWord: i2cWordType;
48 signal ack: std_ulogic;
49
50
51 signal readCounter: unsigned(requiredBitNb(readLength)-1 downto 0);
52 signal p_volt_high, p_curr_high, p_volt_low, p_curr_low :
53   unsigned(i2cWordBitNb-1 downto 0) := (others=>'0');
54 signal p_volt, p_curr : unsigned(2*i2cWordBitNb-1 downto 0);
55
56 -- Manages bad reads
57 signal p_redo_volt, p_orv, p_redo_curr, p_orc : std_ulogic;
58 signal p_ok : std_ulogic;
59 signal p_retries : unsigned(requiredBitNb(SENS_BATT_READ_RETRIES)-1 downto 0);

```



```

60
61  -- Manages timeout before read (measure time)
62  signal p_timeout, p_timed_out : std_ulegit;
63  constant CNT_TARGET : positive :=
64      positive(CLOCK_FREQUENCY * real(SENS_BATT_READ_TMOUT_MS) / 1000.0);
65  signal p_timeout_cnt : unsigned(requiredBitNb(CNT_TARGET) - 1 downto 0);
66
67 BEGIN
68
69  p_timed_out <= '1' when
70      p_timeout_cnt >= to_unsigned(CNT_TARGET, p_timeout_cnt'length)
71  else '0';
72
73  =====
74
75  countSequence: process(reset, clock)
76 begin
77  if reset = '1' then
78      sequenceCounter <= (others => '0');
79      p_retries <= (others=>'0');
80      p_orv <= '0';
81      p Orc <= '0';
82      p_volt <= (others=>'0');
83      p_curr <= (others=>'0');
84      p_timeout_cnt <= (others=>'0');
85  elsif rising_edge(clock) then
86      if sequenceCounter = 0 then
87          p_retries <= (others=>'0');
88          if refresh = '1' then
89              sequenceCounter <= to_unsigned(1,
90                  sequenceCounter'length);--sequenceCounter + 1;
91          end if;
92      else
93          if p_timeout = '0' then
94              p_timeout_cnt <= (others=>'0');
95          else
96              p_timeout_cnt <= p_timeout_cnt + 1;
97          end if;
98
99          if txBusy = '0' then
100             p_orv <= p_redo_volt;
101             p Orc <= p_redo_curr;
102             -- Check for retries
103             if p_redo_volt = '1' and p_orv = '0' then
104                 p_retries <= p_retries + 1;
105                 sequenceCounter <= to_unsigned(6, sequenceCounter'length);
106                 if p_retries >= to_unsigned(SENS_BATT_READ_RETRIES,
107                     p_retries'length) then
108                     sequenceCounter <= (others => '0');
109                     end if;
110                     elsif p_redo_curr = '1' and p Orc = '0' then
111                         p_retries <= p_retries + 1;
112                         sequenceCounter <= to_unsigned(17, sequenceCounter'length);
113                         if p_retries >= to_unsigned(SENS_BATT_READ_RETRIES,
114                             p_retries'length) then
115                             sequenceCounter <= (others => '0');
116                             end if;
117                         elsif sequenceCounter < sequenceLength then
118                             if p_timeout = '0' or


```



```

116          (p_waitTimeout = '1' and p_timed_out = '1') then
117              if sequenceCounter = 12 then
118                  p_volt <= "00" & p_volt_high(i2cWordBitNb-3 downto 0) &
119                      p_volt_low;
120                  p_retries <= (others=>'0');
121                  end if;
122                  sequenceCounter <= sequenceCounter + 1;
123                  end if;
124              else
125                  p_curr <= "00" & p_curr_high(i2cWordBitNb-3 downto 0) & p_curr_low;
126                  sequenceCounter <= (others => '0');
127                  end if;
128              end if;
129          end if;
130      end process countSequence;
131
132  =====
133      -- send I2C commands
134
135  sendI2cCommands: process(sequenceCounter)
136  begin
137      startStop <= '0';
138      i2cWord <= (others => '0');
139      ack <= '1';
140      p_waitTimeout <= '0';
141      case to_integer(sequenceCounter) is
142          -- Setup channel 1
143          when 1 => startStop <= '1'; i2cWord <= i2cStart;
144          when 2 => i2cWord <= mcpAddress;
145          when 3 => i2cWord <= rdy & channel1 & conversionMode & sampleRate & gain;
146          when 4 => startStop <= '0'; i2cWord <= i2cStop;
147          -- Wait
148          when 5 => p_waitTimeout <= '1';
149          -- Read channel 1
150          when 6 => startStop <= '1'; i2cWord <= i2cStart;
151          when 7 => i2cWord <= mcpAddress or X"01";
152          when 8 => i2cWord <= i2cRead; ack <= '0';
153          when 9 => i2cWord <= i2cRead; ack <= '0';
154          when 10 => i2cWord <= i2cRead; ack <= '0';
155          when 11 => startStop <= '0'; i2cWord <= i2cStop;
156          -- Setup channel 2
157          when 12 => startStop <= '1'; i2cWord <= i2cStart;
158          when 13 => i2cWord <= mcpAddress;
159          when 14 => i2cWord <= rdy & channel2 & conversionMode & sampleRate & gain;
160          when 15 => startStop <= '0'; i2cWord <= i2cStop;
161          -- Wait
162          when 16 => p_waitTimeout <= '1';
163          -- Read channel 2
164          when 17 => startStop <= '1'; i2cWord <= i2cStart;
165          when 18 => i2cWord <= mcpAddress or X"01";
166          when 19 => i2cWord <= i2cRead; ack <= '0';
167          when 20 => i2cWord <= i2cRead; ack <= '0';
168          when 21 => i2cWord <= i2cRead; ack <= '0';
169          when 22 => startStop <= '0'; i2cWord <= i2cStop;
170          when others => null;
171      end case;
172  end process sendI2cCommands;
173
txData <= startStop & ack & i2cWord;


```



```

174      txSend <= '1' when (sequenceCounter > 0) and (txBusy = '0')
175      else '0';
176
177      =====
178      -- read data from I2C
179
180      -----      -- read counter increments with input data
181      readFSM: process(reset, clock)
182      begin
183          if reset = '1' then
184              readCounter <= (others => '0');
185          elsif rising_edge(clock) then
186              -- start condition clears counter
187              if (dataValid = '1') and (rxData(rxData'high) = '1') and
188                  (rxData(rxData'high-1) = '0') then
189                  readCounter <= (others => '0');
190              -- chip address starts counting
191              elsif readCounter = 0 then
192                  if (dataValid = '1') and (rxData(rxData'high-2 downto 0) =
193                      (mcpAddress or X"01")) then
194                      readCounter <= readCounter + 1;
195                  end if;
196              else
197                  if dataValid = '1' then
198                      -- acknowledge defines when to stop counter
199                      if rxData(rxData'high-1) = '0' then
200                          readCounter <= readCounter + 1;
201                      else
202                          readCounter <= (others => '0');
203                      end if;
204                  end if;
205              end if;
206          end if;
207      end process readFSM;
208
209      -----
210      -- store all high and then all low data bytes
211      storeData: process(reset, clock)
212      begin
213          if reset = '1' then
214              p_volt_high <= (others => '0');
215              p_curr_high <= (others => '0');
216              p_redo_volt <= '0';
217              p_redo_curr <= '0';
218          elsif rising_edge(clock) then
219              if dataValid = '1' then
220                  p_redo_volt <= '0';
221                  p_redo_curr <= '0';
222                  case to_integer(readCounter) is
223                      when 1 =>
224                          if sequenceCounter < to_unsigned(12, sequenceCounter'length) then
225                              p_volt_high <= unsigned(rxData(i2cWordBitNb-1 downto 0));
226                          else
227                              p_curr_high <= unsigned(rxData(i2cWordBitNb-1 downto 0));
228                          end if;
229                      when 2 =>
230                          if sequenceCounter < to_unsigned(12, sequenceCounter'length) then
231                              p_volt_low <= unsigned(rxData(i2cWordBitNb-1 downto 0));
232                          else

```




```
233         p_curr_low <= unsigned(rxData(i2cWordBitNb-1 downto 0));
234     end if;
235     when 3 =>
236         if sequenceCounter < to_unsigned(12, sequenceCounter'length) then
237             p_redo_volt <= rxData(i2cWordBitNb-1);
238         else
239             p_redo_curr <= rxData(i2cWordBitNb-1);
240         end if;
241         when others => null;
242     end case;
243     end if;
244 end if;
245 end process storeData;
246
247 battery250uv <= dataRegisterType(p_volt);
248 current250uA <= dataRegisterType(p_curr);
249
250 END ARCHITECTURE rtl;
```

# **VI Tx Sequencer - VHDL**

```

1 Library Kart;
2 Use Kart.Kart.all;
3
4 ARCHITECTURE rtl OF txSequencer IS
5
6 signal p_refresh, p_send : std_ulegic;
7 signal p_data : std_uLogic_vector(UART_BIT_NB-1 DOWNTO 0);
8 signal p_cnter : unsigned(23 downto 0);
9 constant V_HEADER : string := "Voltage : ";
10 constant C_HEADER : string := " Current : ";
11 constant CH0 : std_uLogic_vector(UART_BIT_NB-1 DOWNTO 0) :=
12     std_uLogic_vector(to_unsigned(48, UART_BIT_NB));
13 constant CH1 : std_uLogic_vector(UART_BIT_NB-1 DOWNTO 0) :=
14     std_uLogic_vector(to_unsigned(49, UART_BIT_NB));
15
16
17 type send_state is (idle, refreshs, sendVoltHead, sendVolt,
18     sendCurrHead, sendCurr);
19 signal p_state : send_state;
20
21 BEGIN
22
23     refresh <= p_refresh;
24     send <= p_send;
25     dataIn <= p_data;
26
27     LED_G <= '0' when p_state = idle else '1';
28     LED_R <= '1' when unsigned(current250uA) = 0 else '0';
29
30     sendSM : process(resetSynch, clock)
31 begin
32     if resetSynch = '1' then
33         p_refresh <= '0';
34         p_send <= '0';
35         p_data <= (others=>'0');
36         p_state <= idle;
37         p_cnter <= (others=>'0');
38     elsif rising_edge(clock) then
39         p_refresh <= '0';
40         p_send <= '0';
41         case p_state is
42             when idle =>
43                 if p_cnter >= to_unsigned(10000000, p_cnter'length) then -- each second
44                     p_state <= refreshs;
45                     p_refresh <= '1';
46                     p_cnter <= (others=>'0');
47                 else
48                     p_cnter <= p_cnter + 1;
49                 end if;
50
51             when refreshs => -- after sending refresh, wait for data to read
52                 if p_cnter >= to_unsigned(1000000, p_cnter'length) then -- arbitrary
53                     p_state <= sendVoltHead;
54                     p_cnter <= (others=>'0');
55                 else
56                     p_cnter <= p_cnter + 1;
57                 end if;
58

```



```


59      when sendVoltHead =>
60          if p_cnter >= to_unsigned(V_HEADER'length, p_cnter'length) then
61              p_cnter <= (others=>'0');
62              p_state <= sendVolt;
63          elsif busy = '0' then
64              p_data <=
65                  std_logic_vector(to_unsigned(character'pos(V_HEADER(to_integer(p_cnter +
66                      1))),UART_BIT_NB));
66                  p_send <= '1';
67                  p_cnter <= p_cnter + 1;
68          end if;
69
70      when sendVolt =>
71          if p_cnter >= to_unsigned(battery250uv'length, p_cnter'length) then
72              p_cnter <= (others=>'0');
73              p_state <= sendCurrHead;
74          elsif busy = '0' then
75              p_data <= CH1 when
76                  battery250uv(to_integer(battery250uv'length-p_cnter-1)) = '1' else CH0;
77                  p_send <= '1';
78                  p_cnter <= p_cnter + 1;
79          end if;
80
81      when sendCurrHead =>
82          if p_cnter >= to_unsigned(C_HEADER'length, p_cnter'length) then
83              p_cnter <= (others=>'0');
84              p_state <= sendCurr;
85          elsif busy = '0' then
86              p_data <=
87                  std_logic_vector(to_unsigned(character'pos(C_HEADER(to_integer(p_cnter +
88                      1))),UART_BIT_NB));
88                  p_send <= '1';
89                  p_cnter <= p_cnter + 1;
90          end if;
91
92      when sendCurr =>
93          if p_cnter >= to_unsigned(current250uA'length, p_cnter'length) then
94              p_cnter <= (others=>'0');
95              p_state <= idle;
96          elsif busy = '0' then
97              p_data <= CH1 when
98                  current250uA(to_integer(current250uA'length-p_cnter-1)) = '1' else CH0;
99                  p_send <= '1';
100                 p_cnter <= p_cnter + 1;
101             end if;
102         when others => null;
103     end case;
104 end if;
105 end process sendSM;
106
107 END ARCHITECTURE rtl;

```





## Libero SoC (Microsemi)




Author: Amand Axel, Silvan Zahno

Date: March 20, 2023

Version: v1.0





**Prefs/hds\_user/vXXX/tasks/libero\_project\_navigator.tsk** folder. Libraries available in the **Libs** folder, pulled from the [DiD-libs](#) repository. Scripts are located in the **Scripts** folder, pulled from the [DiD-scripts](#) repository.




Figure 1: HDL Designer - Libero shortcut





Figure 2: HDL Designer - Update .prjx (left) and Libero IDE (right) configurations

## Flash

The [FPGA](#)'s flash is done through the FlashPro software included with Libero through the generated **\*.pdb** bitfile thanks to a dedicated programmer such as the FlashPro4.

It can be launched as a standalone or directly from within Libero [3 Flashing](#).

FlashPro can also be used to generate **\*.svf** files which can then be used with OpenOCD to flash the [FPGA](#) by its USB port.



## 2 Synthesis

### 2.1 Create project

- Launch Libero SoC
- Click on **Project → New Project**
- **Proj. Details:** enter project's name, location, and set HDL type to **VHDL**
- **Dev. Selection:** select the correct chip. Example for the Kart board:
  - **Family :** Igloo
  - **Die :** AGLN250V5
  - **Package:** 100 VQFP
  - **Range :** COM
  - Gives the par number AGNL250V5-VQ100(1.5V)
- **Dev. Settings:** set I/O technology to **LVC MOS 3.3V**
- **HDL Sources:** link the vhdl file to synthesis (when created through HDL Designer, select the **Board/concat/projectName.vhd** (not the concatenated one))
- **Constraints:** link the constraints file (for school projects, the file is located under **Board-/concat/projectName.pdc**)
- Finish

### 2.2 Prepare project

The project window will then open. On the list located on the left, locate the **Compile → Constraints → yourConstraintsFile.pdc** → right-click → **Mark as used**:





Figure 3: Use constraints

Right click on **Synthesize** → **Open Interactively**. In the newly opened window, on the left, set the correct clock frequency and exit while saving:





Figure 4: Setup clock

*This step is required for the program to estimate if the implementation reaches the correct timings.*

Right click on **Compile** → **Open Interactively** → **I/O attribute editor** and check that pins are correctly linked to the internal signals with correct settings:





Figure 5: Constraints check









- Add the **.exe** to the path:
  - Right-click on **Computer** → **Properties** → **Advanced** → **Environment Variables**
  - Select the system variable **Path**
  - Append it **openOcdLocation/bin**
  - Open a command prompt and type **openocd -v** which should output OpenOCD's version
  - Download the **scripts** to support the custom EBS3 chips
  - Copy the **board**, **interface** and **target** folders into the OpenOCD scripts folder (either under **share/openocd/scripts/** or **scripts/**)
  - In the **support** folder, run **Zadig** as administrator → select the **USB <-> Serial Converter (Interface 0)** and press **Replace driver**



Without Zadig libusb drivers, the board cannot be found by OpenOCD.

## Linux

- Download **OpenOCD xpack** to **/usr/opt/OpenOCD**:
 

```

1 DOWNLOAD_URL='https://github.com/xpack-dev-tools/openocd-
    ↵ xpack/releases/download'
2 VERSION='0.11.0-5'
3 curl -L $DOWNLOAD_URL/v$VERSION/xpack-openocd-$VERSION-linux-x64.tar.gz -o
    ↵ /tmp/openocd.tar.gz
4 mkdir /tmp/OpenOCD
5 tar -xvzf /tmp/openocd.tar.gz -C /tmp/OpenOCD/
6 sudo mv /tmp/OpenOCD/xpack-openocd-* /usr/opt/OpenOCD
7 /usr/opt/OpenOCD/bin/openocd -v
      
```
- Add a USB rule for the FTDI chip:
 

```

1 lsusb | grep FT2232C
2 cat /usr/opt/OpenOCD/contrib/60-openocd.rules | grep -A 1 FT2232
3 sudo cp /usr/opt/OpenOCD/contrib/60-openocd.rules /etc/udev/rules.d/
4 sudo reboot
      
```
- Download the **scripts** for the EBS3 boards then:
 


```

1 unzip ~/Downloads/ebs3-openocd-scripts.zip -d /tmp
2 sudo cp -pv /tmp/ebs3-openocd-scripts/openocd/board/*.cfg
    ↵ /usr/opt/OpenOCD/scripts/board/
3 sudo cp -pv /tmp/ebs3-openocd-scripts/openocd/interface/*.cfg
    ↵ /usr/opt/OpenOCD/scripts/interface/
4 sudo cp -pv /tmp/ebs3-openocd-scripts/openocd/target/*.cfg
    ↵ /usr/opt/OpenOCD/scripts/target/
      
```

## OpenOCD scripts

If scripts cannot be downloaded, create the following files under openocd **share/openocd/scripts/** or **scripts/** subfolder (reference only, may not be up to date):

- **board/kart.cfg**: refer to appendix I [OpenOCD board/kart.cfg file](#) (*may be omitted since*



*(the board contains no extra JTAG chip)*

- **interface/ebs3.cfg:** refer to appendix [II OpenOCD interface/ebs3.cfg file](#) (contains the FTDI layout)
- **target/igloo\_agl125.cfg:** refer to appendix [III OpenOCD target/igloo\\_agl125.cfg file](#) (if using an AGLN125 chip)
- **target/igloo\_agl250.cfg:** refer to appendix [IV OpenOCD target/igloo\\_agl250.cfg file](#) (if using an AGLN250 chip)
- **target/igloo\_agl600.cfg:** refer to appendix [V OpenOCD target/igloo\\_agl600.cfg file](#) (if using an AGL600 chip)

### 3.3 Programming files

With FlashPro project opened, click on **File** → **Export** → **Export Single Device SVF File** and select the desired output folder. Multiple files are generated, from which **\*\_ARRAY\_\*** files are not used.

### 3.4 Flash

#### Windows

- Open a terminal and **cd** to the **\*.svf** files location.
- Type and launch the following command, which should log the results shown below:  
`openocd -f target/igloo_agl250.cfg -c init -c "svf -quiet projname_ERASE.svf"  
-c "svf -quiet projname_PROGRAM.svf" -c "svf -quiet projname_VERIFY.svf" -c  
shutdown`
  - Info : clock speed 4000 kHz
  - Info : JTAG tap: agl250.tap tap/device found: 0x1ba541cf (mfg: 0x0e7 (GateField), part: 0xba54, ver: 0x1)
- While the board is being programmed, only the **erase**, **program** and **verify** steps are logged (you can remove the **-quiet** switch to see which command is actually processed, but with more than a million for the program part, it only slows down the process)
- Once the three steps are completed (around 4 minutes for a 75% filled [FPGA](#)), the design is ready to be tested

#### Linux


Modify and run the following (see the Windows chapter for explanations):

```

1 OPEN_OCD_DIR='/usr/opt/OpenOCD/bin'
2 OPEN_OCD_FILES_DIR='/home/path/to/oocd/svffiles'
3 OPEN_OCD_FILE='projname'
4 $OPEN_OCD_DIR/openocd
5 -f target/igloo_agl250.cfg
6 -c init
7 -c "svf -quiet $OPEN_OCD_FILES_DIR/${OPEN_OCD_FILE}_ERASE.svf"
8 -c "svf -quiet $OPEN_OCD_FILES_DIR/${OPEN_OCD_FILE}_PROGRAM.svf"
9 -c "svf -quiet $OPEN_OCD_FILES_DIR/${OPEN_OCD_FILE}_VERIFY.svf"
10 -c shutdown


```

# I OpenOCD board/kart.cfg file



```
#  
# OpenOCD board configuration file for the Kart motherboard  
# Axam  
  
#  
  
echo "\nLoading Kart board configuration"  
  
# Target FPGA must be included by another arg. call since any SODIMM200 board can  
# be used  
  
# No special chip, nothing else to do  
  
echo "*** Kart board loading done\n"
```

## **II OpenOCD interface/ebs3.cfg file**



```

#
# EBS3 JTAG interface
# Based on FT2232HL chip
# JTAG wired on channel 0
#
# https://gitlab.hevs.ch/course/Eln/fpga-ebs3
#

if { [info exists SAMPLE_ON_FALLING] } {
    set _SAMPLE_ON_FALLING $SAMPLE_ON_FALLING
} else {
    set _SAMPLE_ON_FALLING 0
}


if { [info exists nSRST_WIRED] } {
    set _nSRST_WIRED $nSRST_WIRED
} else {
    set _nSRST_WIRED 0
}

echo "\nLoading EBS3 JTAG interface"
echo " * Based on FT2232HL, channel 0"

# Adapter configuration
adapter driver ftdi

# Which programmer chip we are looking for and its configuration
ftdi_vid_pid 0x0403 0x6010 ; # vid-pid as stated here :
→ https://www.ftdichip.com/Support/Documents/TechnicalNotes/TN_100_USB_VID-
→ PID_Guidelines.pdf
ftdi_channel 0
# May help with sampling problems
if { $_SAMPLE_ON_FALLING } {
    echo " * Sampling on TCK falling edge is activated"
    ftdi_tdo_sample_edge falling ;
} else {
    echo " * Sampling normally on TCK rising edge"
}
# Setup FTDI layout
# First is data initial value (for selected channel)
# 0x0038 = 0b 11 1000 => TMS, nTRST and nSRST as 1
# Second is pin direction (!!! 1 is output, 0 is input)
# 0x003B = 0b 11 1011 => TDO as input, others as outputs
if { $_nSRST_WIRED } {
    echo " * nSRST is set to wired"
    ftdi_layout_init 0x0038 0x003B
    ftdi_layout_signal nSRST -data 0x0020 -oe 0x0020
    ftdi_layout_signal SRST -nalias nSRST
} else {
    echo " * nSRST is not used"
    ftdi_layout_init 0x0018 0x001B
}
# Define specific signals
# -ndata : which pin, n is for inverted signal (active low)
# -noe : where the output is, i.e. through buffer (if equals data
→ -> no buffer)
# NOTE : TRST is JTAG TAP reset, while SRST is the overall system reset
→ (linked to nPoR signal)
ftdi_layout_signal TCK -data 0x0001

```




```
ftdi_layout_signal TDO -data 0x0002
ftdi_layout_signal TDI -input 0x0004
ftdi_layout_signal TMS -data 0x0008
ftdi_layout_signal nTRST -data 0x0010 -oe 0x0010
ftdi_layout_signal TRST -nalias nTRST

# JTAG protocol is used
transport select jtag
    # 4 MHz speed, may be lowered in case of errors
adapter speed 4000

    # Transport configuration
if { $_nSRST_WIRED } {
    reset_config trst_and_srst separate trst_push_pull srst_push_pull
    # Minimal time before deasserting nSRST, in ms
    adapter srst pulse_width 400
    # Delay between reset release and new JTAG operation, in ms
    adapter srst delay 50
} else {
    reset_config trst_only separate trst_push_pull
}
# Minimal time before deasserting nTRST, in ms
jtag_ntrst_assert_width 550
jtag_ntrst_delay 350

echo "*** EBS3 loading done\n"
```

# **III OpenOCD target/igloo\_agln125.cfg file**



```

#
# OpenOCD configuration file for the FTDI FT2232HL
# Used by the FPGA-EBS3 based projects (SODIMM200 FPGA)
# Axam
#

if { [info exists CHIPNAME] } {
    set _CHIPNAME $CHIPNAME
} else {
    set _CHIPNAME agl125
}

source [find interface/ebs3.cfg]


echo "\nLoading Igloo AGL125 target configuration"

# irlen given by bsd file (instruction register length)
# ignore version ignore bits 28-31 (the X ones)
# ID given by bsd file :
# Version      Part Number          Manuf. ID      LSB
# XXXX        X011 1010 0101 0010      000 1110 0111      1
jtag newtap $_CHIPNAME tap -irlen 8 -ignore-version -expected-id 0x03A521CF
→ -expected-id 0x0BA521CF

echo "*** Igloo AGL125 target loading done\n"

```

# **IV OpenOCD target/igloo\_agln250.cfg file**



```

#
# OpenOCD configuration file for the FTDI FT2232HL
# Used by the FPGA-EBS3 based projects (SODIMM200 FPGA)
# Axam
#

if { [info exists CHIPNAME] } {
    set _CHIPNAME $CHIPNAME
} else {
    set _CHIPNAME agl250
}

source [find interface/ebs3.cfg]


echo "\nLoading Igloo AGL250 target configuration"

# irlen given by bsd file (instruction register length)
# ignore version ignore bits 28-31 (the X ones)
# ID given by bsd file :
# Version      Part Number          Manuf. ID      LSB
# XXXX         X01X 1010 0X01 0100     000 1110 0111     1
jtag newtap $_CHIPNAME tap -irlen 8 -ignore-version -expected-id 0x03A141CF
→ -expected-id 0x03A541CF -expected-id 0xBA141CF -expected-id 0xBA541CF

echo "*** Igloo AGL250 target loading done\n"

```

v OpenOCD tar-  
get/igloo\_agl600.cfg  
file



```

#
# OpenOCD configuration file for the FTDI FT2232HL
# Used by the FPGA-EBS3 based projects (SODIMM200 FPGA)
# Axam
#

if { [info exists CHIPNAME] } {
    set _CHIPNAME $CHIPNAME
} else {
    set _CHIPNAME agl600
}

source [find interface/ebs3.cfg]

echo "\nLoading Igloo AGL600 target configuration"

# irlen given by bsd file (instruction register length)
# ignore version ignore bits 28-31 (the X ones)
# ID given by bsd file :
# Version      Part Number          Manuf. ID      LSB
# XXXX         X01X 1010 0X01 0100    000 1110 0111    1
# XXXX         X01X 1011 0010 0110    000 1110 0111    1
jtag newtap $_CHIPNAME tap -irlen 8 -ignore-version -expected-id 0x02B261CF
↪ -expected-id 0x03B261CF -expected-id 0xAB261CF -expected-id 0xBB261CF

echo "*** Igloo AGL600 target loading done\n"

```