



Einleitung

Inhaltsverzeichnis

1 Ziel	1
2 Labordateien	1
2.1 Programme	2
2.2 Arbeitsverzeichnis	2
3 VHDL-Syntax	2
Akronyme	20

1 Ziel

Ziel dieser Einführung ist es, die Architektur der Labore zu verstehen und die Quellen dafür zu erhalten.

2 Labordateien

Das Labor ist über einen Link verfügbar [Github Classroom](#).

Klicken Sie einfach darauf, um automatisch eine Kopie des Labors zu erstellen, an der Sie Änderungen vornehmen können.



Bei der Partnerarbeit erstellt der erste Schüler eine neue Gruppe und der zweite Schüler wählt diese Gruppe aus, um sich an sie anzuschließen. So kann man sich das gleiche Repo teilen.

Die Quellen des Labors sind verfügbar, nachdem Sie Ihr Repo geklont haben:

- WaveformGenerator: entwicklung von Schaltkreisen mit unsigned numbers
- SplineInterpolator: entwicklung von Schaltkreisen mit signed numbers
- DigitalToAnalogConverter / Lissajous / Morse: erstellung und einsatz einer schaltung auf [FPGA](#)
- SystemOnChip: Arbeit mit AMBA-Datenbussen und verwandten Geräten



- PipelinedOperators: Beschleunigung einer mathematischen Operation durch das Pipelining-Prinzip

2.1 Programme

Die mit diesem Kurs verbundenen Programme sind auf den Labor-PCs verfügbar unter `C:\EDA`. Man findet dort:

- HDL-Designer: VHDL-Editor



Öffnen Sie ein Projekt immer über seine verlinkte Datei ***.bat**, da der Editor sonst falsch konfiguriert wird.

- Modelsim: VHDL-Simulator
- Xilinx / ISE: Synthese- und Programmierwerkzeug für EBS2-Boards, die einen Xilinx-Chip enthalten
- Lattice Diamond: Synthese- und Programmierwerkzeug für EBS3-Boards, die einen Lattice-Chip enthalten

2.2 Arbeitsverzeichnis

Die Labs werden immer von der Kopie Ihres Git-Repos aus gestartet.



Vergessen Sie nicht, Ihre Änderungen regelmäßig zu pushen!

Wenn das Programm temporäre Dateien verwendet (kompilierter Code, Bitfiles ...), werden diese in `C:\Temp\EDA\<username>\<projectname>` generiert.

3 VHDL-Syntax

Ein wichtiger Aspekt dieser Labore ist die VHDL-Syntax und ihre Schreibweise innerhalb der verschiedenen Blöcke. Die Schulbibliothek enthält mehrere Bücher, in denen die Syntax, die verschiedenen Revisionen (VHDL93, 2001, 2008) und die Anwendungen in der modernen Welt beschrieben werden.

Im Folgenden finden Sie eine Zusammenfassung, die einige gemeinsame Verweise auf die VHDL-Syntax enthält. Obwohl bei weitem nicht alle Aspekte abgedeckt werden, dient dieses Dokument als Gedankenstütze für das Schreiben von synthetisierbarem Code und Testbänken.

Lexical elements

Reserved words

Declarations

Type declaration
Subtype declaration
Constant declaration
Signal declaration
Variable declaration

Type declaration

```
architecture a of e is
```

```
begin
```

```
end a;
```

```
package p is
```

```
end p;
```

in the STD.STANDARD package:

```
type boolean is (false, true);
```

```
type bit is ('0', '1');
```

```
type character is (NUL, SOH, <...> '}', '~', DEL);
```

```
type string is array(positive range <>) of character;
```

```
type bit_vector is array(natural range <>) of bit;
```

in the IEEE.STD_LOGIC_1164 package:

```
type std_uLogic is ('U', 'X', '0', '1', 'Z',  
                    'W', 'L', 'H', '-');
```

```
type std_uLogic_vector is  
    array(natural range <>) of std_uLogic;
```

in the IEEE.NUMERIC_STD package:

```
type unsigned is array(natural range <>) of std_Logic;
```

```
type signed is array(natural range <>) of std_logic;
```

Reserved words

```
abs  
access  
after  
alias  
all  
and  
architecture  
array  
assert  
attribute  
begin  
block  
body  
buffer  
bus  
case  
component  
configuration  
constant  
disconnect  
downto  
else  
elsif  
end  
entity  
exit  
file  
for  
function  
generate  
generic  
group  
guarded
```

```
if  
impure  
in  
inertial  
inout  
is  
label  
library  
linkage  
literal  
loop  
map  
mod  
nand  
new  
next  
nor  
not  
null  
of  
on  
open  
or  
others  
out  
package  
port  
procedure  
process  
pure
```

```
range  
record  
register  
reject  
rem  
report  
return  
rol  
ror  
select  
severity  
shared  
signal  
sla  
sll  
sra  
srl  
subtype  
then  
to  
transport  
type  
unaffected  
units  
until  
use  
variable  
wait  
when  
while  
with  
xnor  
xor
```

Subtype declaration

```
architecture a of e is
```

```
begin
```

```
end a;
```

```
package p is
```

```
end p;
```

in the STD.STANDARD package:

```
subtype natural is integer range 0 to integer'high;  
subtype positive is integer range 1 to integer'high;
```

in the IEEE.STD_LOGIC_1164 package:

```
subtype std_logic is resolved std_uLogic;  
  
subtype X01 is resolved std_uLogic range 'X' to '1';  
subtype X01Z is resolved std_uLogic range 'X' to 'Z';  
subtype UX01 is resolved std_uLogic range 'U' to '1';  
subtype UX01Z is resolved std_uLogic range 'U' to 'Z';
```

```
subtype byte is std_uLogic_vector(7 downto 0);  
subtype word is std_uLogic_vector(15 downto 0);  
subtype long_word is std_uLogic_vector(31 downto 0);
```

```
subtype BCD_digit is unsigned(3 downto 0);  
subtype my_counter_type is unsigned(9 downto 0);  
subtype sine_wave_type is signed(15 downto 0);
```

Signal declaration

```
architecture a of e is
```

```
begin
```

```
end a;
```

```
signal s1, s2, s3: std_uLogic;  
signal sig1: std_uLogic;  
signal sig2: std_uLogic;  
signal sig3: std_uLogic;
```

```
signal logic_out: std_uLogic;  
signal open_drain_out: std_logic;  
signal tri_state_out: std_logic;
```


```
signal counter: unsigned(nb_bits-1 downto 0);  
signal double: unsigned(2*nb_bits-1 downto 0);  
signal sine: signed(nb_bits-1 downto 0);
```

```
signal clock_internal: std_uLogic := '1';
```



Variable declaration

```
p: process (s_list)
begin
end process p;
```




```
variable v1, v2, v3: std_ulogic;
variable var1: std_ulogic;
variable var2: std_ulogic;
variable var3: std_ulogic;
```


```
variable counter: unsigned(nb_bits-1 downto 0);
variable double: unsigned(2*nb_bits-1 downto 0);
variable sine: signed(nb_bits-1 downto 0);
```

Constant declaration

```
architecture a of e is
begin
end a;
```



```
package p is
end p;
```



```
constant bit_nb: positive := 4;
constant min_value: positive := 0;
constant max_value: positive := 2**bit_nb - 1;
```

```
constant bit_nb: positive := 4;
constant patt1: unsigned(bit_nb-1 downto 0) := "0101";
constant patt2: unsigned(bit_nb-1 downto 0) := "1010";
```

```
constant address_nb: positive := 4;
constant data_register_address : positive := 0;
constant control_register_address : positive := 1;
constant interrupt_register_address: positive := 2;
constant status_register_address : positive := 3;
```


```
constant clock_period: time := 5 ns;
constant access_time: time := 2 us;
constant duty_cycle: time := 33.3 ms;
constant reaction_time: time := 4 sec;
constant teaching_period: time := 45 min;
```

Concurrent statements

Signal assignment
Process statement
When statement
With statement

Process statement

```
architecture a of e is  
begin  
end a;
```




```
mux: process(sel, x0, x1)  
begin  
  if sel = '0' then  
    y <= x0;  
  elsif sel = '1' then  
    y <= x1;  
  else  
    y <= 'X';  
  end if;  
end process mux;
```

```
count: process(reset, clock)  
begin  
  if reset = '1' then  
    counter <= (others => '0');  
  elsif rising_edge(clock) then  
    counter <= counter + 1;  
  end if;  
end process count;
```

When statement

```
architecture a of e is
begin
end a;
```




```
y <= x0 when sel = '0' else
      x1 when sel = '1' else
      'X';
```

```
y <= x0 after 2 ns when sel = '0' else
      x1 after 3 ns when sel = '1';
```

Signal assignment


```
architecture a of e is
begin
end a;
```




```
y1 <= a;
y2 <= a and b;
y3 <= to_integer(a);
```

```
y <= "00000011";
y <= "0000" & "0011";
y <= ('0', '0', '0', '0', '0', '0', '1', '1');
y <= (7 downto 2 => '0', 1|0 => '1');
y <= (7 downto 2 => '0', others => '1');
```


```
y1 <= a;
y2 <= a after 2 ns;
y3 <= inertial a after 1 ns;
y4 <= transport a after 4 ns;
y5 <= reject 1 ns inertial a after 5 ns;
```



```
y <= a and b after 5 ns;
```




```
y <= '0',
      '1' after 2 ns,
      '0' after 4 ns,
      'X' after 10 ns,
      '1' after 15 ns,
      '-' after 23 ns;
```



With statement


```
architecture a of e is  
begin  
end a;
```



Sequential statements

```
mux: with sel select  
  y <= x0 when "00",  
    x1 when "01",  
    x2 when "10",  
    x3 when "11",  
    'X' when others;
```


```
decoder: with binary_code select  
  y <= transport "0001" after 2 ns when "00",  
    "0010" after 5 ns when "01",  
    "0100" after 3 ns when "10",  
    "1000" after 4 ns when "11",  
    "XXXX" when others;
```



Variable assignment
If statement
Case statement
Loop statement

Variable assignment

```
p: process (s_list)  
begin  
  
end process p;
```




```
y1 := a;
```

```
y2 := a and b;
```

```
y3 := to_integer(a);
```

If statement

```
p: process (s_list)
begin
end process p;
```



```
if gate = '1' then
  q <= d;
end if;
```

```
if sel = '0' then
  y <= x0;
else
  y <= x1;
end if;
```


```
if sel = '0' then
  y1 <= x0;
  y2 <= x1;
  y3 <= '0';
else
  y1 <= x1;
  y2 <= x0;
  y3 <= '1';
end if;
```

```
if sel = 0 then
  y <= x0;
elsif sel = 1 then
  y <= x1;
elsif sel = 2 then
  y <= x2;
else
  y <= x3;
end if;
```

```
if (a = '0') and (b = '0') then
  y <= '1';
else
  y <= '0';
end if;
```

Loop statement

```
p: process (s_list)
begin
end process p;
```




```
for xIndex in 1 to xSize loop
  for yIndex in 1 to ySize loop
    if xIndex = yIndex then
      y(xIndex, yIndex) <= '1';
    else
      y(xIndex, yIndex) <= '0';
    end if;
  end loop;
end loop;
```

```
multipl: for indexB in 0 to nBits-1 loop
  partialProd: for indexA in nBits-1 downto 0 loop
    partProd(indexA) <= a(indexA) and b(indexB);
  end loop partialProd;
  cumSum(indexB+1) <= cumSum(indexB) + partProd;
end loop multipl;
```

Case statement

```
p: process (s_list)
begin
end process p;
```




```
case sel is
  when "00" => y <= x0;
  when "01" => y <= x1;
  when "10" => y <= x2;
  when "11" => y <= x3;
  when others => null;
end case;
```

```
case opCode is
  when add => y1 <= x0;
               y2 <= x1;
  when sub => y1 <= x1;
               y2 <= x0;
  when others => null;
end case;
```

```
case value is
  when 1      => nBits <= 1;
  when 2|3    => nBits <= 2;
  when 4 to 7 => nBits <= 3;
  when 8 to 15 => nBits <= 3;
  when others => nBits <= 0;
end case;
```

```
case to_integer(sel) is
  when 0 => y <= x0 after 1 ns;
  when 1 => y <= x1 after 1 ns;
  when 2 => y <= x2 after 1 ns;
  when 3 => y <= x3 after 1 ns;
  when others => y <= 'X';
end case;
```



Operators

Logic operators
Arithmetic operators
Comparisons
Concatenation

Arithmetic operators

operator	description
+	addition
-	subtraction
*	multiplication
/	division
**	power
abs	absolute value
mod	modulo
rem	remainder of the division
sla	arithmetic shift left
sra	arithmetic shift right

```
maxUnsigned <= 2**nBits - 1;  
maxSigned <= 2**(nBits-1) - 1;
```

Comparisons

operator	description
=	equal to
/=	not equal to
<	smaller than
>	greater than
<=	smaller than or equal to
>=	greater than or equal to

```
if counter > 0 then
  counter <= counter -1;
end if;
```

```
if counter /= 0 then
  counterRunning <= '1';
else
  counterRunning <= '0';
end if;
```

Logic operators

operator	description
not	inversion
and	logical AND
or	logical OR
xor	exclusive-OR
nand	NAND-function
nor	NOR-function
xnor	exclusive-NOR
sll	logical shift left
srl	logical shift right
rol	rotate left
ror	rotate right

```
y <= a and b;
```

```
if (a = '1') and (b = '1') then
  y <= '1';
else
  y <= '0';
end if;
```

```
if (a and b) = '1' then
  y <= '1';
else
  y <= '0';
end if;
```

```
count <= count sll 3;
```

Concatenation

operator	description
&	concatenation

```
address <= "1111" & "1100";
```

```
constant CLR: std_logic_vector(1 to 4) := "0000";
constant ADD: std_logic_vector(1 to 4) := "0001";
constant CMP: std_logic_vector(1 to 4) := "0010";
constant BRZ: std_logic_vector(1 to 4) := "0011";

constant R0 : std_logic_vector(1 to 2) := "00";
constant DC : std_logic_vector(1 to 2) := "--";

constant reg : std_logic := '0';
constant imm : std_logic := '1';

type ROMArrayType is array(1 to 255)
  of std_logic_vector(1 to 9);

constant ROMArray: ROMArrayType := (
  0 => ( CLR & DC & R0 & reg ),
  1 => ( ADD & "01" & R0 & imm ),
  2 => ( CMP & "11" & R0 & imm ),
  3 => ( BRZ & "0001" & '-' ),
  4 to romArray'length-1 => (others => '0') );
```

Attributes

Type related attributes

Array related attributes

Type related attributes

attribute	result
T'base	the base type of T
T'left	the left bound of T
T'right	the right bound of T
T'high	the upper bound of T
T'low	the lower bound of T
T'pos(X)	the position number of X in T
T'val(N)	the value of position number N in T
T'succ(X)	the successor of X in T
T'pred(X)	the predecessor of X in T
T'leftOf(X)	the element left of X in T
T'rightOf(X)	the element right of X in T

```

signal counterInt: unsigned;
signal count1: unsigned(counter'range);
signal count2: unsigned(counter'length-1 downto 0);

...

flip: process(count1)
begin
    for index in count1'low to count1'high loop
        count2(index) <= count1(count1'length-index);
    end loop;
end process flip;

```


Array related attributes

attribute	result
A'left	the left bound of A
A'right	the right bound of A
A'high	the upper bound of A
A'low	the lower bound of A
A'range	the range of A
A'reverse_range	the range of A in reverse order
A'length	the size of the range of A

```

type stateType is (reset, wait, go);
signal state: stateType;

...

evalNextState: process(reset, clock)
begin
    if reset = '1' then
        state <= stateType'left;
    elsif rising_edge(clock) then
        ...
    end if;
end process evalNextState;

```


Wait statement

```

p: process
begin

end process p;

```



```

test: process
begin
    testMode <= '0';
    dataByte <= "11001111";
    startSend <= '1';
    wait for 4*clockPeriod;
    startSend <= '0';
    wait for 8*clockPeriod;
    testMode <= '1';
    dataByte <= "11111100";
    startSend <= '1';
    wait for 4*clockPeriod;
    startSend <= '0';
    wait;
end process test;

```

```

test: process
begin
    a <= '0';
    b <= '0';
    wait for simulStep;
    error <= y xor '0';

    a <= '1';
    b <= '1';
    wait for simulStep;
    error <= y xor '1';
end process test;

```


```

test: process
begin
    playVectors: for index in stimuli'range
        dataByte <= stimuli(index);
        wait for clockPeriod;
        assert codedWord = expected(index);
        wait for clockPeriod;
    end loop playVectors;
    wait;
end process test;

```

Assert statement

```
p: process  
begin  
  
end process p;
```



```
assert output = '1';
```

```
assert output = '1'  
  report "output was '0'!";
```

```
assert output = '1'  
  report "output was '0'!"  
  severity error;
```

in the STD.STANDARD package:

```
type severity_level is (note,  
                        warning,  
                        error,  
                        failure);
```



Simulation elements



Wait statement
Assert statement

Index

Lexical elements	1
Declarations	3
Concurrent statements	9
Sequential statements	15
Operators	21
Attributes	27
Simulation elements	29

Arithmetic operators	23
Array related attributes	29
Assert statement	31
Case statement	18
Comparisons	24
Concatenation	25
Constant declaration	6
If statement	17
Logic operators	22
Loop statement	19
Process statement	11
Reserved words	2
Type declaration	4
Type related attributes	28
Signal assignment	10
Signal declaration	7
Subtype declaration	5
Variable assignment	16
Variable declaration	8
Wait statement	30
When statement	12
With statement	13

VHDL syntax shortform

Akronyme

FPGA Field **Pro**Grammable **A**rray. [1](#)