
VHISC Hardware Description Language Course Embedded Systems (SEm) VHDL



Silvan Zahno / François Corthay


Degree program Systems Engineering Specialization Infotronics – Embedded Systems







Current content of the topic in the course







- Usage
- Structural description
- Behavioural description
- Usual types and operators
- Generic parameters
- Signals and variables
- Simulation and test





VHDL

Usage

Basic usage

- Documentation
- Simulation
- Design
- Specification

Extended usage

- Automated synthesis
- Delay verification
- Formal equivalence



π School of Engineering



Hardware description! = Software program








- Usage
- Structural description
- Behavioural description
- Usual types and operators
- Generic parameters
- Signals and variables
- Simulation and test





Debouncing circuit

Circuit must remove bouncing for a given time period:



Will be used as an example throughout the presentation






Structural Design

Entity

The ent i t y describes the external view of the circuit

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity debouncer is
5 port(
6 reset : in std_ulogic;
7 clock : in std_ulogic;
8 sigIn : in std_ulogic;
9 sigOut : out std_ulogic
10 );
11 end debouncer;
12
```








Debouncing design

Requires:

- A counter
- A Schmitt-trigger








Debouncing Architecture

A behavi our al architecture describes components and signals

```
1 architecture struct of debouncer is
     component upDownCounter
      port(
        reset : in std_ulogic;
        clock : in std_ulogic;
        up_down : in std_ulogic;
        countOut : out unsigned(3 downto 0)
     end component;
11
12
    signal ramp : unsigned(3 downto 0);
13
    component schmittTrigger
14
15
      port(
        valueIn : in unsigned(3 downto 0);
17
        trigOut : out std_ulogic
18
      );
     end component;
20
21 begin
    -- components and connections
23 end struct;
24
```








Debouncing Architecture

A behavi our al architecture describes components and signals

```
1 architecture struct of debouncer is
     -- signal and component declarations
 3 begin
     I_1 : upDownCounter
       port map(
         reset
                  => reset;
         clock
                  => clock;
        up_down => sigIn;
         countOut => ramp;
10
     I_2 : schmittTrigger
12
       port map(
      valueIn => ramp;
        trigOut => sigOut;
16 end struct;
```









- Usage
- Structural description
- Behavioural description
- Usual types and operators
- Generic parameters
- Signals and variables
- Simulation and test





Assignments

```
1 architecture RTL of schmittTrigger is
 2 signal D, Q : std_ulogic;
                                                           -- flipflop I/O
 3 signal gtHigh, ltLow : std_ulogic;
                                                            -- comparators
   signal DSet : std_ulogic;
                                             -- when over high threshold
 5 begin
    -- comparisons
                                                      -- gtHigh forces '1'
 8 DSet <= Q or gtHigh;</pre>
    D <= DSet and not ltLow;
                                                       -- ltLow forces '0'
10
     -- D-flipflop
12 end RTL;
13
1 D <= DSet and not ltLow;
                                                       -- ltLow forces '0'
 2 DSet <= Q or gtHigh;</pre>
                                                      -- gtHigh forces '1'
```

Whatever the order, the functionality is identical!





Processes

```
1 architecture RTL of schmittTrigger is
     -- signal declarations
 3 begin
     -- comparisons and flipflop
   p1: process(Q, gtHigh)
    begin
   DSet <= Q or gtHigh;
                                                    -- gtHigh forces '1'
    end process p1;
10
11
    p2: process(DSet, ltLow)
12
    begin
13
   D <= DSet and not ltLow;
                                                     -- ItLow forces '0'
14
    end process p2;
15
16 end RTL;
```

Direct assignments are a shorter way to declare what actually are processes

PLD

Signals in the sensitivity list wake-up processes





Sensitivity list

- Several assignments can be written inside a process
- The assignments are done in parallel: one can consider that they effectively occur on process exit
- For combinatorial circuits, all signals on the right side of assignments have to be in the sensitivity list





Delays

```
1 architecture RTL of schmittTrigger is
2  -- signal declarations
3 begin
4  -- comparisons and flipflop
5
6  DSet <= Q or gtHigh after 2 ns;
7  D <= DSet and not ltLow after 1 ns;
8
9 end RTL;</pre>
```

Assigned signals change a specified time after the process has been waken-up

- The simulator keeps a list of what is going to happen in the future
- The list can be overwritten by another assignment





Behavioural DescriptionDelay types

```
DSet <= Q or gtHigh after 2 ns;

DSet <= Q or gtHigh inertial after 2 ns;

DSet <= Q or gtHigh transport 2 ns;

DSet <= Q or gtHigh reject 1 ns after 2 ns;
</pre>
```

- Different behaviours can be specified for impulses shorter than the delay
- Default is: i ner t i al





Conditions i f - el se

```
1 architecture RTL of schmittTrigger is
 2 signal D, Q : std_ulogic;
                                                         -- flipflop I/O
 3 signal gtHigh, ltLow : std_ulogic;
                                                          -- comparators
 4 begin
     -- comparisons and flipflop
    setOrReset: process(gtHigh, ltLow, Q)
     begin
     if gtHigh = '1' then
   D <= '1';
10
11
      elsif ltLow = '1' then
12
      D <= '0';
13
      else
14
      D <= 0;
      end if;
15
     end process setOrReset;
16
17
18 end RTL;
```

- i f only within a process, condition in sensitivity list
- Combinatorial => el se is necessary





Page 19

Behavioural Description

Conditions when

- when only outside a process
- Combinatorial => el se is necessary
- Compact but not very legible





Conditions case

```
1 architecture RTL of schmittTrigger is
    signal D, Q : std_ulogic;
                                                     -- flipflop I/O
    signal gtHigh, ltLow : std_ulogic;
                                                     -- comparators
    signal conditions : std ulogic vector(1 to 2);
5 begin
    -- comparisons and flipflop
8
    conditions <= (gtHigh, ltLow);
9
    setOrReset: process(conditions, Q)
10
    begin
11
12
    case conditions is
   when "00" => D <= Q;
   when "10" => D <= '1';
   when "01" => D <= '0';
   when others => D <= '-';
   end case;
    end process setOrReset;
19
20 end RTL;
```

PLD

- case only inside a process, selector in sensitivity list
- Combinatorial => when ot her s is necessary



Page 20



Conditions with select

```
1 architecture RTL of schmittTrigger is
    signal D, Q : std_ulogic;
                                                         -- flipflop I/O
3 signal gtHigh, ltLow : std_ulogic;
                                                          -- comparators
    signal conditions : std_ulogic_vector(1 to 2);
 5 begin
     -- comparisons and flipflop
     conditions <= (gtHigh, ltLow);</pre>
 9
    with conditions select
10
11
      D <=
12
     Q when "00",
13
   '1' when "10",
   '0' when "01",
14
       '-' when others:
15
16
17 end RTL;
```

- with only outside a process
- Combinatorial => when ot her s is necessary
- Compact but less easy to read





Synchronous circuit

```
1 architecture RTL of schmittTrigger is
     signal D, Q : std_ulogic;
                                                         -- flipflop I/O
 3 begin
   -- comparisons
   -- calculation of D
    store: process(reset, clock)
    begin
     if reset = '1' then
      Q <= '0';
10
11
      elsif rising_edge(clock) then
12
      Q <= D;
13
      end if:
     end process store;
14
15
16 end RTL;
```

• All signals assigned within r i si ng_edge(cl ock) are to be initialized at reset (and no other ones)



Behavioural DescriptionSensitivity list



Combinatorial circuits: all inputs

Sequential circuits : only reset and clock







- Usage
- Structural description
- Behavioural description
- Usual types and operators
- Generic parameters
- Signals and variables
- Simulation and test





Numbers

```
1 type integer is range -2147483648 to 2147483647;
2 subtype natural is integer range 0 to integer'high;
3 subtype positive is integer range 1 to integer'high;
4
5 -- operators: + - * / ** abs mod rem sla sra
6
7 -- comparisons: = /= < > <= >=
```

- Independent of their possible binary coding
- Not compatible with bit (or st d_l ogic) vectors





Logic signals

```
1 type std_ulogic is
   'U', -- uninitialized
4 'X', -- forcing unknown
5 '0', -- forcing 0
6 '1', -- forcing 1
7 'Z', -- high impedance
   'W', -- weak unknown
9 'L', -- weak 0
10 'H', -- weak 1
11 '-', -- don't care
12 );
14 -- operators: not and nand or nor
16 -- functions: rising_edge falling_edge
17
```

- Defined in i eee package st d_l ogi c_1164
- Signals always start with leftmost value : here ' U'





Logic signals

```
1 type std_ulogic is
   'U', -- uninitialized
4 'X', -- forcing unknown
5 '0', -- forcing 0
6 '1', -- forcing 1
7 'Z', -- high impedance
   'W', -- weak unknown
9 'L', -- weak 0
10 'H', -- weak 1
11 '-', -- don't care
12 );
14 -- operators: not and nand or nor
16 -- functions: rising_edge falling_edge
17
```

- Defined in i eee package st d_l ogi c_1164
- Signals always start with leftmost value : here ' U'





Logic arrays

```
1 type std_ulogic_vector is array ( natural range <> ) of std_ulogic;
2
3 -- concatenation operator for arrays: &
```

```
1 type unsigned is array ( natural range <> ) of std_logic;
2 type signed is array ( natural range <> ) of std_logic;
```

```
1 -- array assignments:
2 myString <= "food";
3 myString <= ('f', 'o', 'o', 'd');
4 myString <= (1 => 'f', 4 => 'd', 2|3 => 'o');
5 myString <= (4 => 'd', 1 => 'f', others => 'o');
6 myString <= (others => 'X');
```

- Types defined in i eee packages st d_l ogi c_1164 and numer i c_st d
- Operators to be examined in the corresponding package declarations





π School of Engineering

Usual types and operators

Type casting

```
1 architecture RTL of upDownCounter is
     signal counter : unsigned(3 downto 0);
     constant maxValue : signed(3 downto 0) := to_signed(-1,
   countOut'length);
 4 begin
 5 countAndSaturate: process(reset, clock)
    begin
    if reset = '1' then
         counter <= (others => '0');
       elsif rising_edge(clock) then
10
        if (up_down = '1') and (counter <= unsigned(maxValue)) then</pre>
         counter <= counter + 1;
11
      elsif (up_down = '0') and (counter >= 0) then
12
       counter <= counter - 1;
         end if;
    end if:
    end process countAndSaturate;
    countOut <= counter;</pre>
18 end RTL;
```

- VHDL is very strict
- si gned maxValue has to be cast to unsi gned
- Types must be compatible (here: array of st d_l ogi c)





Type qualification

```
1 architecture RTL of upDownCounter is
     subtype counterType is unsigned(3 downto 0);
    signal counter : counterType;
4 begin
    countAndSaturate: process(reset, clock)
   beain
   if reset = '1' then
        counter <= (others => '0');
      elsif rising_edge(clock) then
10
       if (up_down = '1') and (counter+1 /= 0) then
        counter <= counter + 1;
11
12
        elsif (up down = '0') and (counter >= counterType'(others = '0'))
   then
        counter <= counter - 1;
   end if:
14
   end if;
15
   end process countAndSaturate;
   countOut <= counter;</pre>
18 end RTL;
```

- Indeed, VHDL is very strict
- (ot her s => '0') is not qualified: it may be of various lengths and of type string, unsi gned, si gned, ...





Type conversion

```
1 architecture RTL of upDownCounter is
     signal counter : unsigned(3 downto 0);
 3 begin
     countAndSaturate: process(reset, clock)
     begin
    if reset = '1' then
    counter <= to_unsigned(0, 4);</pre>
       elsif rising_edge(clock) then
      if (up_down = '1') and (counter+1 /= 0) then
       counter <= counter + 1;
    elsif (up_down = '0') and (counter >= 0) then
    counter <= counter - 1;
13 end if;
14 end if;
15 end process countAndSaturate;
    countOut <= counter;</pre>
17 end RTL;
```

• counter is unsi gned, 0 is i nt eger (or natural): the types are not compatible

PLD

Conversion function found in package numer i c_st d






School of Engineering

Usual types and operators

Usual castings and conversions







Physical types

```
1 type time is range -2147483647 to 2147483647
   units
   fs;
  ps = 1000 fs;
5 ns = 1000 ps;
6 us = 1000 \text{ ns};
7 ms = 1000 us;
  sec = 1000 ms;
  min = 60 sec;
  hr = 60 min;
10
11 end units;
```

- Mostly used for the type t i me
- Could be used for analog and mechanical simulations and others...







- Usage
- Structural description
- Behavioural description
- Usual types and operators
- Generic parameters
- Signals and variables
- Simulation and test






Generic parameters

Generic declaration

```
1 library ieee;
    use ieee.std_logic_1164.all;
  entity upDownCounter is
    generic(
      bitNb : integer := 8
    port(
     reset : in std_ulogic;
   clock : in std_ulogic;
   up_down : in std_ulogic;
   countOut : out unsigned(bitNb-1 downto 0)
13
14 end upDownCounter;
```



The generic value is known in the port mapping and inside the circuit





π School of Engineering

Generic Parameters

Attributes

```
1 architecture RTL of upDownCounter is
     signal counter : unsigned(countOut'range);
 3 begin
     countAndSaturate: process(reset, clock)
     begin
    if reset = '1' then
         counter <= (others => '0');
       elsif rising_edge(clock) then
         if up_down = '1' then
           if (counter(counter'high downto counter'high-1) /= "11") then
10
             counter <= counter + 1;</pre>
11
12
           end if:
13
         elsif up_down = '0' then
           if (counter(counter'high downto counter'high-1) /= "00") then
14
15
             counter <= counter - 1;</pre>
16
           end if;
17
         end if:
18
       end if:
     end process countAndSaturate;
     countOut <= counter;</pre>
21 end RTL;
```

- Signal and type attributes allow to write robust code
- Often independent of generic parameters





Generic Parameters

Attributes

```
1 architecture RTL of upDownCounter is
    signal counter : unsigned(7 downto 0);
    signal debugString : string(1 to 10);
4 begin
    -- counter'length = 8
 6 -- counter'high = 7
    -- counter'low = 0
   -- counter'left = 7
9 -- counter'right = 0
10 -- counter'range = (7 downto 0)
    -- counter'reverse_range = (0 to 7)
12
    -- counter MSB = counter(7) = counter(counter'high)
14
15 -- debugString'left = 1
16 -- debugString'right = 10
17 end RTL;
```

PLD

- Never use constants within the code : prefer the attributes
- The code must function with different generic values





Generic Parameters

Iterative structures

```
1 architecture structural of shiftRegister is
     component dFlipFlop
       port(
         clock, reset, d : in std_ulogic;
                         : out std_ulogic
       );
       end component;
 9
     signal c: std_ulogic_vector(1 to bitNb+1); -- 1 bit more
10
11
12 begin
13
    c(c'low) <= dataIn;</pre>
14
15
16
    shReg: for i in c'low to c'high-1 generate
dff: dflipflop port map(clock, reset, c(i), c(i+1));
18
     end generate shReg;
19
20
     dataOut <= c(c'high);</pre>
21
22 end structural;
```

Describe circuits with sizes based on generic values



PLD Page 38





- Usage
- Structural description
- Behavioural description
- Usual types and operators
- Generic parameters
- Signals and variables
- Simulation and test





Signals and variables

```
π School of Engineering
```

```
1 architecture RTL of schmittTrigger is
     signal DSet : std ulogic
     -- other signal declarations
4 begin
     -- comparisons and flipflop
  withSignal: process(Q, gtHigh, ltLow, DSet)
   begin
       D <= DSet and not ltLow;
                                                                 -- ltLow
   forces '0'
      DSet <= Q or gtHigh;</pre>
                                                                -- gtHigh
   forces '1'
    end process withSignal;
12
13 withVariable: process(Q, gtHigh, ltLow)
14
   variable DSet_var : std_ulogic;
15
    begin
16
       DSet_var := Q or gtHigh;
                                                                -- gtHigh
   forces '1'
17  D <= DSet_var and not ltLow;</pre>
                                                                 -- ltLow
   forces '0'
    end process withVariable;
19
20 end RTL;
```

PLD

- Si gnal s declared at architecture level
- Var i abl es declared inside a process (and not seen outside it)





Signals and variables

Variables to signals

```
1 architecture RTL of upDownCounter is
 2 begin
    countAndSaturate: process(reset, clock)
    variable counter : unsigned(countOut'range);
    begin
   if reset = '1' then
   counter := (others = '0');
    elsif rising_edge(clock) then
    if up_down = '1' then
    counter := counter + 1;
    if counter = 0 then
                                                             -- if
   overflow
12 counter := (others = '1');
                                                       -- back to
   max value
end if;
l4 elsif (up_down = '0') and (counter >= 0) then
    counter := counter - 1;
    end if:
17 end if;
    countOut <= counter; -- inside the process, best at
   the end
19 end process countAndSaturate;
20 end RTL;
```

Like si gnal s, var i abl es keep their values between process activations





Signals and variables

Iterative functions

```
1 architecture RTL of upDownCounter is
     signal counter : unsigned(countOut'range);
     signal allZero : std_ulogic
 4 begin
     checkIfAllZero: process(counter)
     variable allZeroInt : std_ulogic;
     begin
       allZeroInt := '1';
   for i in counter'range loop
   if counter(i) = '1' then
12 allZeroInt := '0';
13 end if;
       end loop;
                                                          -- loop with zero
   delay!
       allZero <= allZeroInt;
     end process checkIfAllZero;
17
18 end RTL;
```

- Here is a very good reason to use variables
- Loops are done over array elements, not in time: only the clock lets us advance in





Signals and variablesUsage of variables

- Variables allow programming-like code
- Remain unchanged between process activiations
- Are fine for describing iterative structures
- Only known inside processes (not totally true)
- Cannot have a delay attached







- Usage
- Structural description
- Behavioural description
- Usual types and operators
- Generic parameters
- Signals and variables
- Simulation and test





Simple testbench example

```
1 architecture test of upDownCounter_tester is
                                                   -- clock definitions
  constant clockFrequency : real := 100.0E6;
4 constant clockPeriod : time := (1.0/clockFrequency) * 1 sec;
   signal sClock : std_ulogic := '1';
7 begin
                                                     -- clock and reset
  sClock <= not sClock after clockPeriod/2;</pre>
10
11 clock <= transport sClock after clockPeriod*9/10;</pre>
    reset <= '1', '0' after 2*clockPeriod;</pre>
12
13
14
15
                                               -- input signal waveform
16
  up_down <=
17
     '0',
   '1' after 10*clockPeriod,
   '0' after 50*clockPeriod;
20
21 end test;
```

PLD

Weird types and assignments, not usable in synthesizable code



Page 45



π School of Engineering

Simulation and test

Inital values

```
1 architecture RTL of upDownCounter is
      signal counter : unsigned(countOut'range) := (others => '0');
      signal isHigh : std_ulogic := '0';
 4 begin
  5
      countAndSaturate: process(reset, clock)
      begin
        if reset = '1' then
          counter <= (others => '0');
 10
        elsif rising_edge(clock) then
          if (up_down = '1') and (counter+1 /= 0) then
11
            counter <= counter + 1;</pre>
12
          elsif (up_down = '0') and (counter >= 0) then
13
14
            counter <= counter - 1;</pre>
15
          end if:
 16
        end if:
17
      end process countAndSaturate;
18
19
      isHigh <= '1' when counter(counter'high downto counter'high-1) = "11"
20
        else '0':
21
22 end RTL;
```

- Only flipflops are initialized, with the reset signal
- Combinatorial logic can't be initialized





Memory effect (latch)

```
1 architecture RTL of schmittTrigger is
    signal D, Q : std_ulogic;
    signal gtHigh, ltLow : std_ulogic;
 4 begin
     -- comparisons and flipflop
    setOrReset: process(gtHigh, ltLow, Q)
    begin
    if gtHigh = '1' then
10
      D <= '1';
      elsif ltLow = '1' then
      D <= '0';
13
   end if:
    end process setOrReset;
14
15
16 end RTL;
```

- No else condition => D might not be assigned => has to keep the same value
- The synthesizer will try to implement a latch
- The circuit will not always work (maybe sometimes)





Test vs synthesizable code

- Testbench is not going into a (programmable) circuit
- Some signal types and functions are not synthesizable
- Delays are not synthesizable
- Initializations are only synthesizable with the help of a Power-On Reset (POR)





Real world

- Simulation ensures proper functionality as long as:
 - the stimuli correspond to the real world signals
 - the circuit is synchronous
 - the inputs are properly synchronized
 - the synthesis has not reported severe problems






VHDL



- We now know everything about:
 - Structural description
 - Behavioural description
 - Usual types and operators
 - Generic parameters
 - Signals and variables
 - Simulation and test







- [War17] (Englisch) FPGA Designer Warrior
 http://blog.aku.edu.tr/ismailkoyuncu/files/2017/04/01_ebook.pdf
- [Int19] (Englisch) Intel FPGA Website https://www.intel.com/content/www/us/en/products/programmable.html

PLD

- [Xil19] (Englisch) Xilinx FPGA Website <u>https://www.xilinx.com/</u>
- [Act19] (Englisch) Actel FPGA Website
 https://www.microsemi.com/product-directory/1636-fpga-soc













