

VHSIC Hardware Design Language (ex. VHDL)

Exercises embedded systems

- 1 Introduction
- 2 Structural description
- 3 Behavioral description

3.1 Assignments in a process

The following process contains two assignments. At the time when a signal of the sensitivity list changes, it is performed again.

```
process(in1, in2, in3)
begin
    or12 <= in1 or in2 after 1 ns;
    or123 <= or12 or in3 after 1 ns;
end process;</pre>
```

Listing 1: OR process

Draw the time evolution of the signals or12 and or123 in the time plot of the following figure 1.





Figure 1: Chronogram

The vertical grid in the figure 1 shows a step of 1ns.

3.2 Multiplexer

Write the architecture of the multiplexer whose entity is given hereafter.



```
1
    library ieee;
      use ieee.std_logic_1164.all;
2
3
4
    entity multiplexer is
5
       port(
6
         sel
                : in std_ulogic;
                : in std_ulogic;
         in0
                : in std_ulogic;
8
         in1
         muxOut : out std_ulogic
9
10
    end multiplexer;
```

Listing 2: Multiplexer entity

The control signal sel can take 9 different values. Assign the value 'X' to the output if the value of the output cannot be determined. Accept that if both inputs in0 and in1 are the same, then the output will take the same value even if the control signal has an undetermined value.

4 Common types and operations

4.1 Conversion from Unsigned to Signed

Write the architecture of the circuit that converts a **unsigned** to a **signed** whose **entity** is given hereafter.


```
1
    library ieee;
2
      use ieee.std_logic_1164.all;
3
      use ieee.numeric_std.all;
4
5
    entity transformToSigned is
      generic(
6
        dataBitNb : positive := 8
7
      );
      port(
9
         signedIn : in signed(dataBitNb-1 downto 0);
10
         unsignedOut : out unsigned(dataBitNb-1 downto 0)
11
12
    end transformToSigned;
```

Listing 3: Transform to signed entity

The range of the input signal is between 0 and $2^{dataBitNb}-1$. Perform the transformation so that the value 0, the minimum value of the input signal, is converted to $-2^{dataBitNb-1}$, the minimum value of the output signal, and so that the maximum value $2^{dataBitNb}-1$ of the input gives the maximum value $2^{dataBitNb-1}-1$ of the output. In this way, the $2^{dataBitNb}$ value of the input will give 0.

4.2 Reduction of the range of a signal

Write the architecture of the circuit that reduces the range of a signal and whose entity is given hereafter.



```
1
    library ieee;
      use ieee.std_logic_1164.all;
2
3
      use ieee.numeric_std.all;
4
5
    entity rangeReducer is
6
      generic(
         signalBitNb
                        : positive := 16;
         saturationBitNb : positive := 8
8
9
      );
10
         inputSignal : in unsigned(signalBitNb-1 downto 0);
11
         outputSignal : out unsigned(signalBitNb-1 downto 0)
12
13
    end rangeReducer;
14
```

Listing 4: Range reducer entity

The operation reduces the maximum amplitude of the output signal to $2^{saturationBitNb}-1$. This is created with saturation: if the input signal is greater than the maximum amplitude, the output is set to this maximum value.

Assume that saturationBitNb is always smaller than signalBitNb.

4.3 Counter with synchronous reset

Write the architecture of the counter with a synchonous reset signal, signalBitNb, whose signalBitNb is given hereafter.

```
library ieee;
1
      use ieee.std_logic_1164.all;
2
3
4
    entity counter is
      port(
5
                  : in std_ulogic;
        reset
6
                   : in std_ulogic;
7
        synchReset : in std_ulogic;
        countOut : out unsigned(7 downto 0)
9
10
      );
    end counter;
```

Listing 5: Counter entity




The VHDL language is very strict: it is only possible to assign an output, but not to re-read its value within the architecture.

4.4 Non-restartable delay

Write the architecture of the counter that generates a pulse of duration equal to one clock period, 100 clock periods after switching to '1' of the input signal. Its entity is given hereafter.

```
library ieee;
use ieee.std_logic_1164.all;
entity counter is
```



```
port(
5
                  : in std_ulogic;
         reset
6
                  : in std_ulogic;
         clock
7
         trigger : in std_ulogic;
8
         pulseOut : out std_ulogic
9
      );
10
    end counter;
11
```

Listing 6: Counter entity

If the input trigger switches to '0' and back to '1' before the output pulse has come, the circuit will ignore this extra pulse. This circuit is called a non-retriggerable one-shot.

Assume that the input signal has come back to '0' before the output pulse appears.



The VHDL language is very strict: it is only possible to assign an output, but not to re-read its value within the architecture.

5 Generic parameters

5.1 Restartable delay

Write entity and architecture of the counter that generates a pulse of duration equal to one clock period, delay clock periods after switching to '1' of the input signal. The delay delay is freely configurable between 1 and 100.

If the input trigger switches to '0' and back to '1' before the output pulse has come, the internal counter is restarted. This circuit is called a retriggerable one-shot.

Assume that the input signal has come back to '0' before the output pulse appears.


5.2 Adder

Write the architecture of the iterative adder whose entity is given hereafter:

```
library ieee;
1
       use ieee.std_logic_1164.all;
2
       use ieee.numeric_std.all;
3
4
     entity iterativeAdder is
5
       port(
6
         Cin : in std_ulogic;
7
              : in std_ulogic;
         Αi
8
             : in std_ulogic;
         Βi
9
         Si
              : out std_ulogic;
10
         Cout : out std_ulogic
11
      );
12
     end iterativeAdder;
13
```

Listing 7: iterativeAdder entity

If the input trigger switches to '0' and back to '1' before the output pulse has come, the circuit will ignore this extra pulse. This circuit is called a non-retriggerable one-shot.



Assume that the input signal has come back to '0' before the output pulse appears.

The VHDL language is very strict: it is only possible to assign an output, but not to re-read its value within the architecture.

```
library ieee;
1
       use ieee.std_logic_1164.all;
2
       use ieee.numeric_std.all;
3
4
    entity adder is
5
       generic(
6
         bitNb : positive := 8
7
       );
8
       port(
9
                  : in unsigned (bitNb-1 downto 0);
10
                  : in unsigned (bitNb-1 downto 0);
11
         overflow : out std_ulogic;
12
                  : out unsigned (bitNb-1 downto 0)
13
14
       );
     end adder;
```


Listing 8: adder entity

6 Signals and variables

6.1 Counters

Enter the sequence of 3 counters of the following VHDL architecture.

```
architecture RTL of threeCounters is
1
2
       signal count1_int: unsigned(count1'range);
       signal count2_int: unsigned(count2'range);
3
4
5
       cnt1: process(reset, clock)
6
7
       begin
         if reset = '1' then
8
9
           count1_int <= (others => '0');
10
         elsif rising_edge(clock) then
           if count1_int = 6 then
11
              count1_int <= (others => '0');
12
13
             count1_int <= count1_int + 1;</pre>
14
           end if;
15
         end if;
16
       end process cnt1;
17
18
       count1 <= count1_int;</pre>
19
20
       cnt2: process(reset, clock)
21
       begin
22
         if reset = '1' then
23
           count2_int <= (others => '0');
24
         elsif rising_edge(clock) then
25
           count2_int <= count2_int + 1;</pre>
26
           if count2_int = 6 then
```



```
count2_int <= (others => '0');
28
           end if;
29
         end if;
30
       end process cnt2;
31
32
       count2 <= count2_int;</pre>
33
34
       cnt3: process(reset, clock)
35
         variable count3_int: unsigned(count3'range);
36
       begin
37
         if reset = '1' then
38
           count3_int := (others => '0');
39
         elsif rising_edge(clock) then
40
           count3_int := count3_int + 1;
41
           if count3_int = 6 then
42
              count3_int := (others => '0');
43
           end if;
44
         end if;
45
         count3 <= count3_int;</pre>
46
       end process cnt3;
47
48
     end RTL;
49
```

Listing 9: 3 little counters

6.2 Parity

Give the VHDL architecture of the block which calculates the even parity of a bit vector and whose **entity** is given hereafter.

```
library ieee;
1
      use ieee.std_logic_1164.all;
2
       use ieee.numeric_std.all;
3
4
    entity parityCalc is
5
       generic(
6
         dataBitNb : positive := 8
7
      );
8
       port(
9
         vectorIn : in std_ulogic_vector(dataBitNb-1 downto 0);
10
         vectorOut : out std_ulogic_vector(dataBitNb-1 downto 0)
11
      );
12
     end parityCalc;
13
```


Listing 10: parityCalc entity

In the case of even parity, the total number of bits on '1', including the parity bit, is even.

6.3 Parity

Write the architecture of the circuit that determines the majority ('0' or '1') of the bits of a vector with an odd number en elements.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
```



```
entity majorityFinder is
port(
poll : in std_uLogic_vector (1 to 7);
majority : out std_ulogic
);
end majorityFinder;
```

Listing 11: majorityFinder entity

As a general rule, the calculation of the majority is done by counting the votes.

Acronyms

VHDL VHSIC Hardware Design Language. 1–7