
# Programmable Logic Device Course Embedded Systems (SEm) PLD



Silvan Zahno / François Corthay


Degree program Systems Engineering Specialization Infotronics – Embedded Systems







# **Current content of the topic in the course**



# **Programmable Logic Devices (PLC)**



- Programmable Array Logic (PAL)
- Complex Programmable Logic Device (CPLD)
- Field-Programmable Gate Array (FPGA)

- Application-Specific Integrated Circuit (ASIC)
- Synthesis







# By Monolithic Memories, Inc. (MMI) 1980








### **PAL**

## Architecture

- Inverters
- Programmable AND gates
- Large OR gates








#### PAL

# Drawing

Drawing of circuit with large gates requires a more compact scheme








π School of Engineering

### **PAL**

## Architecture

Different output types: Low, Registered, ...





# **Programmable Logic Devices (PLC)**



- Programmable Array Logic (PAL)
- Complex Programmable Logic Device (CPLD)
- Field-Programmable Gate Array (FPGA)

- Application-Specific Integrated Circuit (ASIC)
- Synthesis







### **CPLD**

# Usage

- Glue logic
- HDL (VHDL, Verilog)



PLD Page 9




#### **CPLD**

### Architecture

- Several PALs on one chip
- Interconnect array
- Flipflops linked to I/O pins







# **Programmable Logic Devices (PLC)**



- Programmable Array Logic (PAL)
- Complex Programmable Logic Device (CPLD)

- Field-Programmable Gate Array (FPGA)
- Application-Specific Integrated Circuit (ASIC)
- Synthesis








#### π School of Engineering

# Architecture








# Logic blocks

- Logic functions of typically 4 inputs
- Flipflop
- Configuration
- Plus special logic (carry, ...)










# **FPGA** Logic blocks

Xilinx Slice














# Routing

- Routing lines
- Short / long / tristate
- Logic block connect
- Cross-bar connections





Page 15




#### π School of Engineering

#### **FPGA**

## Clock tree

- Specific routing lines
- Full FPGA coverage / quartes
- Phase-Lockes Loops (PLLs)





PLD Page 16




Page 17

#### **FPGA**

# Input / Output block

- Input
- Output with tri-state
- Registers at I/O level
- Pull-up / down
- Bank-wise power supply








# **Special functions**

- RAM blocks
- Multipliers
- Microprocessors

Communication (USB, Ethernet)





PLD Page 18



# Usage

- Large circuits, up to microprocessor systems
- HDL (VHDL, Verilog)



Page 19



# Usage

- Large circuits, up to microprocessor systems
- HDL (VHDL, Verilog)



PLD Page 20

# **Programmable Logic Devices (PLC)**



- Programmable Array Logic (PAL)
- Complex Programmable Logic Device (CPLD)
- Field-Programmable Gate Array (FPGA)
- Application-Specific Integrated Circuit (ASIC)
- Synthesis







- Designed for a specific function
  - Ethernet bridge, USB hub, ...
- Longer development cycle (layout, masks, ...)
  - Requires very large quantities
- More compact circuit
  - Higher performance
  - Lower power consumption
- Can mix analog and digital







- VHDL (or Verilog) code generation from graphic views
- Constraints file (pin mapping, logic levels, speed, ...)
- Vendor-specific tool
  - Synthesis, place and route
  - Download







- We now know everything about:
  - PAL's
  - CPLD's
  - FPGA's
  - ASIC's
  - Synthesis









- [War17] (Englisch) FPGA Designer Warrior
   <a href="http://blog.aku.edu.tr/ismailkoyuncu/files/2017/04/01\_ebook.pdf">http://blog.aku.edu.tr/ismailkoyuncu/files/2017/04/01\_ebook.pdf</a>
- [Int19] (Englisch) Intel FPGA Website https://www.intel.com/content/www/us/en/products/programmable.html
- [Xil19] (Englisch) Xilinx FPGA Website <u>https://www.xilinx.com/</u>
- [Act19] (Englisch) Actel FPGA Website
   <a href="https://www.microsemi.com/product-directory/1636-fpga-soc">https://www.microsemi.com/product-directory/1636-fpga-soc</a>













