






5V selector




Test points



Buck converters



Output voltage definition



EBS3_DB_Igloo_Kart.PrjPcb

Power.SchDoc

Revision : 1.1


Sheet 2 of 5

Date : 02.05.2022


Design by : AmA

C:\dev\eb3\10_PCB\01_Kart_DB\02_Board\Power.SchDoc


FPGA Power




Decoupling




Clock



PoR



JTAG shorting



EBS3_DB_Igloo_Kart.PrjPcb

FPGA_AlimPeriph.SchDoc

Revision : 1.1


Sheet 3 of 5

Design by : AmA




C:\dev\eb3\10_PCB\01_Kart_DB\02_Board\FPGA_AlimPeriph.SchDoc

FPGA IOs

U5A



U5B



EBS3_DB_Igloo_Kart.PrjPcb

FPGA_IO.SchDoc

Revision : 1.1

Sheet 4 of 5

Design by : AmA


C:\dev\eb3\10_PCB\01_Kart_DB\02_Board\FPGA_IO.SchDoc

Hes·so VALAIS WALLIS

Date : 02.05.2022

π

SODIMM-200 connections



Imm PCB Thickness

EBS3_DB_Igloo__Kart.PrjPcb		Hes·SO VALAIS WALLIS	
SODIMM200.SchDoc		Date : 02.05.2022	π
Revision : 1.1	Sheet 5 of 5	Design by : AmA	
C:\dev\eb3\10_PCB\01_Kart_DB\02_Board\SODIMM200.SchDoc			