Professur Schaltkreis- und Systementwurf

Components and Architectures

Questions for Labs




Questions for labs

The student draw one of the questions according to the lab from a box (blind).

The answer should have a maximum length of 3 sentences.

There is no 2nd attempt/question if answer is wrong.



Professur Schaltkreis- und Systementwurf

Components and Architectures

Lab1 - Introduction to DLX



What are the main parts of a von-Neumann-Machine?


Give at least 3 examples of components of a processor datapath!



How many General-Purpose-Registers are available in the DLX processor and what is their size?

What is the function of a program counter?

What is the functionality of a program counter?



What will happen when the instruction ld f6, 62

is executed?

What will happen when the instruction sw 10, r5

is executed?

Please explain the instruction:

sgti r1, r2, r3

What happens if the DLX simulator executes the instruction trap #0

What is the meaning of the "opcode"?

What is the difference between a branch and a jump instruction?

What is the meaning of the abbreviation "RISC"?

Is the DLX processor RISC or not?

What happens when you type in the Linux terminal: cd dlx

What happens when you type in the Linux terminal: cp file1.asm mydirectory/file2.asm

What happens when you type in the Linux terminal: cd dlx

Why is it better to use a decrementing loop compared to an incrementing loop in DLX assembly?

Dr. Erik Markert

19

Name the phases of instruction execution in the standard DLX processor.

What happens in the IF instruction execution phase?

What happens in the ID instruction execution phase?

What happens in the MEM instruction execution phase?

Professur Schaltkreis- und Systementwurf


Components and Architectures

Lab2 - Introduction to Pipelining



What is an "overlapped instruction execution"?

Freitag, 10. Oktober 14






What is a pipeline hazard in general words?


Explain in short words a "structural hazard".

Explain in short words a "control hazard".

Explain in short words a "data hazard".




Give a code example for a RAW hazard



Give a code example for an RAW hazard.

Give a code example for a WAW hazard.

Give a code example for a WAR hazard.



Give two examples for a pipeline stage.

What is a machine cycle? Who determines the length of a machine cycle?

What is the speed-up of a 6-stage-pipeline compared to a standard machine if the pipeline overhead is neglected?


What is "latency" in a pipelined machine?

What is a "stall" in a pipelined machine?


Which type of hazard is reduced by the "Forwarding"-mechanism?

Which type of instruction is causing a "delayed slot"?

What is the purpose of the adder in the IF stage?



What is the purpose of the MUX in the EX stage?



Which data dependencies occur in the following code segment?

addd f6, f4, f2

addd f4, f6, f12

Which data dependencies occur in the following code segment?

Dr. Erik Markert

addi r4, r3, 2

sw 8(r3), r4

Professur Schaltkreis- und Systementwurf

Components and Architectures

Lab3 - Dynamic Scheduling



What is the difference between dynamic and static scheduling?

What is an "out-of-order"-execution of code?


Which hazards may lead to stalls in a Scoreboard machine?

Which hazards may lead to stalls in a Tomasulo machine?


Which method to avoid stalls caused by RAW hazards is usable in Tomasulo and standard pipeline, but not in a Scoreboard?

What is the functionality of the Scoreboard control unit?

What is the table on the right in a Scoreboard machine?




What is the table on the bottom in a Scoreboard machine?




How are WAW hazards removed in the Tomasulo mechanism?

How are WAR hazards removed in the Tomasulo mechanism?

Show the CDB in this Tomasulo architecture.



Show the reservation stations in this Tomasulo architecture.



If I have a Tomasulo machine with 3 reservation stations, two buffers and 2 CDBs - how many instructions may **start** execution in parallel?

If I have a Tomasulo machine with 3 reservation stations, two buffers and 2 CDBs - how many instructions may **finish** execution in parallel?

The following code is taken from f347.s. Why is the nop necessary?

[...]

sgti r3, r1, done

beqz r3, foo

nop

trap #0

What is the size of the datatype "double"?

Assume the following code snippet:

addi r2, r0, 64

sw -8(r2), f2

At which memory address is f2 stored?

What is the purpose of the following line in the *DLX command shell*: fget 0x20 d

What is the difference between files with the ending .s and .d in DLX simulator?

Which of the filetypes is mandatory for a DLX simulation: .s, .d or .i?

Professur Schaltkreis- und Systementwurf

Components and Architectures

Lab4 - Loop Unrolling



Loop Unrolling

There are no questions at the beginning of the lab - but at the end you need to explain your optimized code.