

TECHNISCHE UNIVERSITÄT CHEMNITZ



### **Operators**

logical	and	or	nand	nor	xor	xnor
	not					
relational	=	/=	<	<=	>=	>
shift	sll	srl	sla	sra	rol	ror
arithmetic	+	_				
	*	/	mod	rem		
	**	abs				

sorted on order of increasing precedence (top  $\Rightarrow$  down)



**New operators:** xnor, shift operators

### **Logical Operators**

- Priority
  - not (top priority)
  - and, or, nand, nor. xor, xnor (equal priority)
- Predefined for
  - bit, bit\_vector
  - boolean
- Data types have to match



Brackets must be used to define the order of evaluation

### **Logical Operators with Arrays**

```
architecture EXAMPLE of LOGICAL OP is
  signal A BUS: bit vector (3 downto 0);
  signal B BUS: bit vector (3 downto 0);
  signal Z BUS: bit vector (4 to 7);
begin
  Z BUS <= A BUS and B BUS;
end EXAMPLE;
                                       id 021 csb
```

- Operands of the same length and type
- Assignment via the position of the elements (according to range definition)

5


### **Shift Operators: Examples**

#### Defined only for one-dimensional arrays of a bit of boolean!





#### Logical shift







#### **Arithmetic shift**





#### **Rotation**





sra

ror

# **Relational Operators**

```
architecture EXAMPLE of RELATIONAL OP is
 signal NR_A, NR_B : integer;
 signal A_EQ_B1, A_EQ_B2 : bit;
 signal A LT B
                         : boolean;
begin
 -- A,B may be of any standard data type
 process (A, B)
 begin
   if (A = B) then
     A EQ B1 <= '1';
   else
     A EQ B1 <= '0';
   end if;
 end process;
 A EQ B2 <= A = B;
                         -- wrong
 A_LT_B <= B <= A;
end EXAMPLE;
                                     id 023
```

- Predefined for all standard data types
- Result: boolean type (true, false)

<
less than</pre>

<= less or equal

> = equal

/= unequal

>= greater or equal

> greater

### **Arithmetic Operators**

+ addition

subtraction

\* multiplication

\*\*
exponentiation

/ division mod modulo

abs absolute value

rem remainder

```
signal A, B, C : integer;
signal RESULT : integer;

RESULT <= -A + B * C;
...</pre>
```

- Operands of the same type
- Predefined for
  - integer
  - real (except mod and rem)
  - physical types (e.g. time)
- Not defined for bit\_vector (undefined number format: unsigned, 2-complement, etc.)
- Conventional mathematical meaning and priority
- '+' and '-' may also be used as unary operators (only one operand)






# **Data Types**

```
entity FULLADDER is
  port(A, B, CARRY IN : in bit;
       SUM, CARRY
                      : out bit);
end FULLADDER;
architecture MIX of FULLADDER is
  component HALFADDER
    port(A, B
                   : in bit;
         SUM, CARRY: out bit);
  signal W SUM, W CARRY1, W CARRY2 : bit;
begin
  HA1: HALFADDER
    port map(A, B, W SUM, W CARRY1);
  HA2: HALFADDER
    port map(CARRY IN, W SUM,
             SUM, W CARRY2);
  CARRY <= W CARRY1 or W CARRY2;
end MIX;
```

- Every signal has a type
- Type specifies possible values
- Types has to be defined at signal declaration ...
- ... either in
  - entity: port declaration, or in
  - architecture: signal declaration
- Types have to match

### Standard Data Types

- Every type has a number of possible values
- Standard types are defined by the language
- User can define his own types



**'93** 

New types added to the "standard" package, e.g. umlauts



# **Definition of Arrays**

Signal A\_BUS, Z\_BUS: bit\_vector (3 downto 0);

- Z\_BUS(3) ← A\_BUS(3)
- Z\_BUS(2) ← A\_BUS(2)
- Z\_BUS(1) ← A\_BUS(1)
- Z\_BUS(0) ← A\_BUS(0)

$$Z_BUS(3) \leq A_BUS(0)$$

- Z\_BUS(3) ← A\_BUS(3)
- Z\_BUS(2) — A\_BUS(2)
- Z\_BUS(1) A\_BUS(1)
- Z\_BUS(0) \_\_\_ A\_BUS(0)

- Collection of signals of the same type
- Predefined arrays
  - bit\_vector (array of bit)
  - string (array of character)
- Unconstrained arrays: definition of actual size during signal/port declaration

# 'integer' and 'bit' Types

```
architecture EXAMPLE 1 of
DATATYPES
 is
  signal SEL: bit;
  signal A, B, Z:
          integer range 0 to 3;
begin
  A <= 2;
  B <= 3;
  process(SEL,A,B)
  begin
    if SEL = '1' then
      Z \leq A;
    else
      Z \leq B;
    end if;
  end process;
end EXAMPLE 1;
```

```
architecture EXAMPLE 2 of
DATATYPES
 is
  signal SEL : bit;
  signal A, B, Z:
          bit vector(1 downto 0);
begin
    A <= "10";
    B <= "11";
    process(SEL, A, B)
    begin
       if SEL = '1' then
          Z \leq A;
       else
          Z \leq B;
       end if;
    end process;
end EXAMPLE 2;
```

• Example for using 'bit' and 'integer'

# **Assignments with Array Types**

```
architecture EXAMPLE of ARRAYS is
  signal Z_BUS : bit_vector (3 downto 0);
  signal C_BUS : bit_vector (0 to 3);
begin
  Z_BUS <= C_BUS;
end EXAMPLE;</pre>
```

```
Z_BUS(3) \leftarrow C_BUS(0)
Z_BUS(2) \leftarrow C_BUS(1)
Z_BUS(1) \leftarrow C_BUS(2)
Z_BUS(0) \leftarrow C_BUS(3)
```



Elements are assigned according to their position, not their number



The direction of arrays should always be defined the same way

### 2.3.6 Bit String Literals

```
architecture EXAMPLE of ASSIGNMENT is

signal Z_BUS : bit_vector (3 downto 0);
   signal BIG_BUS :bit_vector (15 downto 0);

begin
   -- legal assignments:
   Z_BUS(3) <= '1';
   Z_BUS <= "1100";

   Z_BUS <= b"1100";
   Z_BUS <= x"c";
   Z_BUS <= X"C";
   BIG_BUS <= B"0000_0001_0010_0011";

end EXAMPLE;</pre>
```

- Single bit values are enclosed in '.'
- Vector values are enclosed in "..."
  - optional base specification (default: binary)
  - Values may be separated by underscores to improve readability



Different specification of single bits an bit vectors



Valid assignments for the data type 'bit' are also valid for all character arrays, e.g. 'std\_(u)logic\_vector'



#### Concatenation operator: &

```
architecture EXAMPLE 1 of CONCATENATION is
  signal BYTE: bit vector (7 downto 0);
  signal A BUS, B BUS : bit vector (3 downto 0);
begin
        <= A BUS & B BUS;
  BYTE
end EXAMPLE_1;
architecture EXAMPLE 1 of CONCATENATION is
  signal Z BUS: bit vector (3 downto 0);
  signal A BIT, B BIT, C BIT, D BIT :bit;
begin
         <= A BIT & B BIT & C BIT & D BIT;
  Z BUS
end EXAMPLE 2;
```

#### Resulting signal assignment:

```
BYTE(7) ← A_BUS(3)

BYTE(6) ← A_BUS(2)

BYTE(5) ← A_BUS(1)

BYTE(4) ← A_BUS(0)

BYTE(3) ← B_BUS(3)

BYTE(2) ← B_BUS(2)

BYTE(1) ← B_BUS(1)

BYTE(0) ← B BUS(0)
```



The Concatenation operator '&' is allowed on the right side of the signal assignment operator '<=', only



# **Slices of Array**

```
architecture EXAMPLE of SLICES is
  signal BYTE: bit vector (7 downto 0);
  signal A BUS: bit vector (3 downto 0);
  signal Z BUS: bit vector (3 downto 0);
  signal A BIT : bit;
begin
 BYTE (5 downto 2) <= A BUS;
 BYTE (5 downto 0) <= A BUS; -- wrong
  Z BUS (1 downto 0) <= '0' & A BIT;</pre>
  Z BUS <= BYTE (6 downto 3);</pre>
  Z BUS (0 to 1) <= '0' & A BIT; -- wrong</pre>
 A BIT \leq A BUS (0);
                                               id 011
end EXAMPLE;
```

 Slices select elements of arrays

Arrays: Size must match on both sides of an assignment



The direction of the 'slice" and of the array must match



# **VHDL Language and Syntax**

- Extended Data Types Multi valued Types
  - std\_logic data type



### Multi Valued Types - BIT Type Issues

Type bit is ('0', '1');

- Values '0' and '1', only
  - Default value '0'
- Additional requirements for simulation and synthesis
  - Uninitialized
  - High impedance
  - Undefined
  - 'don't care'
  - Different driver strengths

### Multi Valued Types

- Multi valued logic systems are declared via new data types
  - Uninitialized
  - Unknown
  - High impedance
  - ...
- IEEE-standard
  - 9-valued logic-system defined and accepted by the IEEE
  - Standard IEEE 1164 (STD\_LOGIC\_1164)

### **IEEE Standard Logic Type**

```
type STD ULOGIC is (
  'U',
        -- uninitialized
        -- strong 0 or 1 (= unknown)
  ′0′,
        -- strong 0
  111,
        -- strong 1
  'Z',
        -- high impedance
        -- weak 0 or 1 (= unknown)
  'W',
        -- weak 0
  'L',
 'H,', -- weak 1
  '-', -- don't care);
```

- 9 different signal states
- Superior simulation results
- Bus modeling
- "ASCII-characters"


- Defined in package 'IEEE.std\_logic\_1164'
- Similar data type 'std\_logic' with the same values
- Array types available: 'std\_(u)logic\_vector', similar to 'bit\_vector'
- All 'bit' operators available



The IEEE standard should be used in VHDL designs



### Resolved and Unresolved Types



```
architecture EXAMPLE of ASSIGNMENT is
  signal A, B, Z : bit;
  signal INT : integer;
begin
  Z <= A;
  Z <= B;
  Z <= INT; -- wrong
end EXAMPLE;</pre>
```

- Signal assignments are represented by drivers
- Unresolved data type: only one driver
- Resolved data type: possibly several drivers per signal
- Conditions for valid assignments
  - types have to match
  - Resolved type, if more than 1 concurrent assignment

### Std\_Logic\_1164 Package

```
PACKAGE std logic 1164 IS
-- logic state system (unresolved)
TYPE STD ULOGIC IS (
   'U', -- uninitialized
   'X', -- Forcing Unknown
   '0', -- Forcing 0
   '1', -- Forcing 1
  'Z', -- High Impedance
  'W', -- Weak Unknown
  'L', -- Weak 0
       -- Weak 1
  'H',
  ′-′,
       -- don't care);
unconstrained array of std ulogic
 -- for use with the resolution
 -- function
TYPE std ulogic vector IS
   ARRAY(NATURAL RANGE <>) OF
   std ulogic;
```

```
-- resolution function
FUNCTION resolved
 (s : std_ulogic_vector )
 RETURN std ulogic;
-- ** industry standard logic type **
SUBTYPE std_logic IS resolved
   std ulogic;
-- unconstrained array of std logic
-- for use in declaring signal arrays
TYPE std logic vector IS
ARRAY(NATURAL RANGE <>)OF std logic;
END std logic 1164;
```

Prof. U. Heinkel

### **Resolution Function**

```
TYPE stdlogic table IS ARRAY(std ulogic, std ulogic) OF std ulogic;
CONSTANT resolution table : stdlogic table :=(
         X 0 1 7 W T H -
    ('U','U','U','U','U','U','U','U'), -- U
   ('U', 'X', '0', 'X', '0', '0', '0', '0', 'X'), -- 0
    ('U', 'X', 'X', '1', '1', '1', '1', '1', 'X'), -- 1
   ('U', 'X', '0', '1', 'Z', 'W', 'L', 'H', 'X'), -- Z
   ('U', 'X', '0', '1', 'W', 'W', 'W', 'X'), -- W
    ('U','X','0','1','L','W','L','W','X'), -- L
   ('U', 'X', '0', '1', 'H', 'W', 'W', 'H', 'X'), -- H
    );
FUNCTION resolved(s: std ulogic vector) RETURN std ulogic IS
   VARIABLE result : std ulogic := 'Z'; -- weakest state default
BEGIN
 IF (s'LENGTH = 1) THEN
   RETURN s(s'LOW);
  ELSE
   FOR i IN s'RANGE LOOP
     result := resolution table(result, s(i));
   END LOOP;
 END IF;
 RETURN result;
END resolved;
```

- All driving values are collected in a vector
- The result is calculated element by element according to the table
- Resolution function is called whenever signal assignments involving resolved types are carried out

### STD\_LOGIC vs. STD\_ULOGIC

#### **Benefit**

STD\_ULOGIC\_VECTOR

Error messages in case of multiple concurrent signal assignments

#### **Benefit**

STD\_LOGIC STD\_LOGIC\_VECTOR

- Common industry standard
  - Gate level netlists
  - Mathematical functions
- Required for tristate busses



STD\_LOGIC(\_VECTOR) is recommended for RT level designs



Use port mode 'buffer' to avoid multiple signal assignments



TECHNISCHE UNIVERSITÄT CHEMNITZ

### 10 bit Counter with enable and asynchronous reset

A module named COUNTER shall be designed with a reset and enable input In case the reset port is HIGH all the outputs shall be set to Zero. In case the enable port is LOW the current value of count should be kept on the count output.


In case the enable port is HIGH the output count shall be increased by 1 with every rising clock edge.

In case the highest count value is reached the output shall be set to Zero and the overflow output shall be set to '1' for one clock cycle

all input ports are of data type: std\_logic the counter output shall be data type integer the overflow output shall be data type std\_logic

Inputs: clk, reset, enable

Outputs: count, overflow



### 10 bit Counter with enable and asynchronous reset

```
ENTITY COUNTER IS

PORT (
   clk : in std_logic;
   reset : in std_logic;
   enable : in std_logic;
   count : out integer range 0 to 1023;
   overflow: out std_logic);

END ENTITY COUNTER;
```

```
ARCHITECTURE RTL OF COUNTER IS
signal count i: integer range 0 to 1023;
BEGIN -- ARCHITECTURE RTL
  P COUNT: PROCESS (clk, reset)
   BEGIN
      if reset = '1' then
            count i <= 0;
            overflow <= '0';</pre>
      elsif clk'event and clk = '1' then
        if enable = '1' then
           if count i < 1023 then</pre>
           overflow <= '0';</pre>
           count i <= count i + 1;</pre>
           else
           overflow <= '1';</pre>
           count i \le 0;
           end if;
        end if;
      end if:
    END PROCESS;
                            Attention!
    count <= count i:
 END ARCHITECTURE RTL;
```



TECHNISCHE UNIVERSITÄT CHEMNITZ