Technische Universität Chemnitz Fakultät für Informatik Professur Technische Informatik Prof. Dr. Wolfram Hardt

#### **HW/SW Codesign II**

Co-Specification with SystemC

Prof. Dr. Wolfram Hardt Dipl.-Inf. Michael Nagler

#### **Contents**

- Introduction
- Concepts and Basics of Language
- Example

## What is SystemC?

- standardised language for system design and \_\_\_\_\_\_
- open source C++-class library which can be used with several operating systems
  - Windows, Linux, Solaris, ...
- encloses the complete design process
- support for co-design of hard- and software
- supports:
  - several levels of abstraction
  - modularisation and partitioning
  - hierarchical design



integration of design libraries ("Intellectual Property")

## History

- we have seen a huge number of C/C++ based design languages before SystemC but no standard could be established
- introduction of SystemC in September 1999
- current version 2.3.1 (2014)
- accepted as IEEE 1666-2005
- standardisation by Open SystemC<sup>™</sup> Initiative (OSCI)
  - consortium of EDA-Companies and IP-Provider
  - since 2011: Accellera Systems Initiative






























## Why now SystemC?

- provide a standardised design flow for the developer
- use popular knowledge about programming with C/C++
- model and simulate HW systems above \_\_\_\_\_\_
- → easy for software developers to model abstract HW/SWsystems
- time to market
  - design software and hardware at the same time
  - early prototyping and design exploration
    - → find and fix bugs early
    - → shorter design cycles

### (V)HDL based Design Methodology


#### 4. hand over specification documents



#### **Problems:**

- 1. Specification is often incomplete and inconsistent
- 2. Translation to HDL is very time consuming and error prone

## Standard Design Flow



### C/C++ based Design Methodology



1. concept-design

2. simulation in C/C++

3. preparation of specification documents





executable specificationtest benches

specification documents





5. understand specification


6. refinement in C/C++

7. evaluation by testbench re-use





## SystemC Design Flow



## Synthesisable C/C++?


• step 1:


restriction to synthesisable subset

step 2:


extension by hardwarerelevant components

- new language constructs (HardwareC, C\*)
- (**SystemC**, Cynlib)





## SystemC Design Methodology



#### **Contents**

- Introduction
- Concepts and Basics of Language
- Example

## **Datatypes**

- C/C++ built-in types
- C/C++ user-defined types
- special SystemC types

type	description
sc_bit	2-valued bit (0 or 1)
sc_logic	4-valued bit (0,1,X or Z)
sc_bv <n></n>	bit vector
sc_lv <n></n>	logic vector
sc_int <n></n>	1 to 64 bit signed integer
sc_uint <n></n>	1 to 64 bit unsigned integer
sc_bigint <n></n>	1 to 512 bit signed integer
sc_biguint <n></n>	1 to 512 bit unsigned integer
sc_fixed	templated signed fixed point
sc_ufixed	templated unsigned fixed point
sc_fix	untemplated signed fixed point
sc_ufix	untemplated unsigned fixed point

#### Modules


- modules are the basic building blocks
  - → design partitioning
- includes:
  - processes → function
  - other modules → hierarchy
- a module is a

```
SC_MODULE
(module_name)


SC_METHOD
(process_name)
```

```
# include<systemc.h>
SC MODULE (module name)
  // declaration of module ports
  // declaration of local channels
  // declaration of module variables
  // declaration of processes
  // declaration of sub-modules
  // declaration of help functions
  // module instantiation
  /* module constructor */
  SC CTOR (module name)
    // port mapping
    // module variable init.
    // process registration and
    // sensitivities
    SC METHOD (process);
    sensitive << input1 << input2;
};
```

## Simple Example (I): MODULE



a) DIN-circuitsymbol of a NAND gate




b) SystemC-module of a NAND gate

```
#include <systemc.h>
SC MODULE (NAND)
    sc in<sc bit> x, y;
    sc out<sc bit> z;
    SC CTOR (NAND)
        SC METHOD (execute);
        sensitive << x << y;
    void execute();
};
                               nand.h
#include <nand.h>
void NAND::execute()
            (~(x.read() & y.read()));
                         nand.c
```

# Simple Example (II): Communication between Modules

- components for communication between modules:
  - **ports** → define interface and data type
  - **interfaces** → specify a set of \_\_\_\_\_\_ to a channel
  - **channels**  $\rightarrow$  implements the methods defined in the interfaces



example: NAND (prev. slide)

#### **Processes**

- describes the functionality of the system
- are the basic units of \_\_\_\_\_\_
- communicate with each other through signals and channels
- there are several kinds of processes
  - SC\_METHOD, SC\_THREAD, SC\_CTHREAD
- the SystemC simulation kernel invokes the processes
- takes no argument and returns nothing
- process declaration (in SC\_MODULE):void process\_name (void)
- specification of process-type and sensitivity list in sc cror

#### Processes - Overview

#### SC\_METHOD

- sensitive to signals
- run completely after signal changes
- for RTL-modelling / synthesis

#### SC\_THREAD

- sensitive to signals
- wait() suspends the execution of the process
- easy description of state machines, test benches
- not synthesisable

#### SC\_CTHREAD

- sensitive for rising or falling clock edge
- necessary for state machines
- for \_\_\_\_\_\_

## SC\_METHOD

- never suspended within
  - → run completely
- sensitive to a set of
  - → sensitivity list
  - → executed, if one of the signals change
- e.g. to describe combinatorial logic

```
void adder::add()
{
    sum.write(a.read() + b.read());
}

void adder::add()

void adder::add()
{
    sum = a + b;
}

adder.cpp
```

```
#include "systemc.h"
SC MODULE (adder)
    // ports
    sc in<int> a, b;
    sc out<int> sum;
    // constructor
    SC CTOR(adder)
        SC METHOD (add);
        sensitive << a << b;
     void add();
};
                   adder.h
```

## SC\_THREAD

- started only once by the simulator
- wait() suspends the SC\_THREAD
   → return control to the simulator
- can be sensitive to a set of \_\_\_\_\_
   ⇒ sensitivity list \_\_\_\_\_

```
void adder::add()
{
    while ( true )
    {
        sum.write(a.read() + b.read());
        wait();
    }
}
adder.cpp
```

```
#include "systemc.h"
SC MODULE (adder)
    // ports
    sc in<int> a, b;
    sc out<int> sum;
    // constructor
    SC CTOR(adder)
        SC THREAD (add);
       sensitive << a << b;</pre>
     void add();
};
                     adder.h
```

## SC\_CTHREAD

- started only once by the simulator
- wait() suspends the SC\_CTHREAD

  → return control to the simulator
- invoked by \_\_\_\_\_
- only one edge is usable
- infinity loop

```
void adder::add()
{
    while ( true )
    {
        sum.write(a.read() + b.read());
        wait();
    }
}
adder.cpp
```

```
#include "systemc.h"
SC MODULE(adder)
    // clock
    sc in clk clk;
    // ports
    sc in<int> a, b;
    sc out<int> sum;
    // constructor
    SC CTOR (adder)
        SC CTHREAD(add, clk.pos());
     void add();
};
                         adder.h
```

## Comparison of the Processes

feature	METHOD	THREAD	CTHREAD
construct	SC_METHOD (process)	SC_THREAD (process)	SC_CTHREAD (process, clk.pos())
infinity loop	, ,	<u> </u>	
infinity loop	no	yes	yes
suspension	no	wait()	wait() and wait_until()
activation	events	events	clock pulse edge
sensitivity	sensitive(s)	sensitive(s)	SC_CTHREAD(process, clk.pos())
	sensitive_pos(s)	sensitive_pos(s)	SC_CTHREAD(process, clk.neg())
	sensitive_neg(s)	sensitive_neg(s)	

## Suspension

instruction	wait until	process type
wait()	event on a sensitive signal	SC_THREAD SC_THREAD
<pre>wait_until(signal condition)</pre>	signal condition is true	SC_CTHREAD
wait(event condition)	event condition is true	SC_THREAD
wait(sc_time)	a period of time	SC_THREAD
<pre>wait(sc_time, event condition)</pre>	event condition is true or a period of time	SC_THREAD

## SystemC Scheduler

- SystemC contains an \_\_\_\_\_\_ simulation kernel
- kernel
  - controls timing and process execution
  - handles event notification
  - updates the channels if requested
- the scheduler is invoked by sc\_start()
- the scheduler continues until
  - there are no more events
  - a process stops it by calling the sc stop() function
  - an exceptional condition occurs

## sc\_main

- main program of the SystemC design
- declaration and instantiation of the top level modules
- generate the top level structure
- initialisation and start of the simulation (sc start())
- sc\_stop() stops the simulation (from all processes possible)

```
#include <systemc.h>
// include module headers

int sc_main(int argc, char *argv[])
{
    // channel declarations
    // variable declarations
    // module instance declarations
    // module port binding
    // time unit / resolution setup
    // set up tracing
    // start simulation

return 0;
}
```


#### **Contents**

- Introduction
- Concepts and Basics of Language
- Example

#### Modelling and Simulation: Example


- what we want (our design):
  - realise a hierarchical designed full adder
- what we need:
  - complete SystemC implementation of simple gates:
    - $\rightarrow$  AND, NAND, OR (simple example on slide 14)
  - hierarchical components consists of simple gates:
    - → XOR, half adder, full adder
- and for simulation:
  - \_\_\_\_\_  $\rightarrow$  generate the input values for the full adder
  - monitor → show results of calculation

#### Testbench



#### Hierarchical Full Adder

x	У	C <sub>in</sub>	C <sub>ou</sub>	Z
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1




- \_\_\_\_\_ designed full adder
  - consists of two half adders (HA) and one OR gate

#### Full Adder

```
#ifndef FULLADDER H
#define FULLADDER H
                                                                  sig_1
#include <systemc.h>
                                        x O
#include "halfadder.h"
                                                 adder1
                                                                                   or1
                                                                                           O cout
#include "or.h"
                                                           sig_2
                                                                            sig_3
                                        у О
SC MODULE (FullAdder)
                                                                  adder2
                                       cin O
    sc in<sc bit> x, y, cin;
    sc out<sc bit> z, cout;
    HalfAdder adder1, adder2;
    OR or1;
     sc signal<sc bit> sig 1, sig 2, sig 3;
     SC CTOR(FullAdder) : adder1("HalfAdder1"),
                           adder2("HalfAdder2"),
                           or1("OR")
         adder1 << x << y << sig 1 << sig 2;
         adder2 << sig 1 << cin << z << sig 3;
         or1 << sig 2 << sig 3 << cout;
};
                               fulladder.h
#endif
```


#### Half Adder


х	у	С	Z
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



```
#ifndef HALFADDER H
#define HALFADDER H
#include <systemc.h>
#include "xor.h"
#include "and.h"
SC MODULE(HalfAdder)
    sc in<sc bit> x, y;
    sc out<sc bit> z, c;
    XOR xor1;
    AND and1
    SC CTOR(HalfAdder) : xor1("XOR"),
                          and1 ("AND")
        // port mapping by position
      →xor1 << x << y << z;</pre>
      \rightarrow and1 << x << y << c;
};
#endif
                          halfadder.h
```

#### XOR





```
#include <systemc.h>
#include "nand.h"


SC_MODULE(XOR)
{
    sc_in<bool> x, y;
    sc_out<bool> z;

    nand n1, n2, n3, n4;
    sc_signal<bool> sig1, sig2, sig3;
```

```
SC_CTOR(XOR):n1("N1"), n2("N2"), n3("N3"), n4("N4")
{
    // connect ports and signals
    // connected by name
    n1.x(x); n2.y(y); n3.z(sig1);
    // connected by position
    n2 << x << sig1 << sig2;
    n3 << sig1 << y << sig3;
    n4 << sig2 << sig3 << z;
}
}</pre>

xor.h
```

### Stimuli-Generator



#### Stimuli-Generator

```
generator y
```


```
#include <systemc.h>

SC_MODULE(Generator)
{
    sc_in_clk clk;
    sc_out<sc_bit> x, y, cin;


SC_CTOR(Generator)
    {
        SC_THREAD(run);
        sensitive << clk.pos();
        dont_initialize();
    }
    void run();
};</pre>
```

```
#include "generator.h"
void Generator::run()
{
    while(true)
        x.write((sc bit) 0);
        y.write((sc bit) 0);
        cin.write((sc bit) 0);
        wait();
        x.write((sc bit) 0);
        y.write((sc bit) 0);
        cin.write((sc bit) 1);
        wait();
        x.write((sc bit) 1);
        y.write((sc_bit) 1);
        cin.write((sc bit) 1);
        wait();
                 generator.cpi
```

## Checker / Monitor



## Checker / Monitor




```
#include <systemc.h>
#include <string>
SC_MODULE(Monitor)
{
    sc_in_clk clk;
    sc_in<bool> z, c;

    SC_CTOR(Monitor)
    {
        SC_CTHREAD(mon, clk.pos());
    }

void mon()
}
```

```
#include "monitor.h"
void Monitor::execute()
  sc bit tmp z;
  sc bit tmp cout;
  tmp z = z.read();
  tmp cout = cout.read();
  std::cout << sc time stamp() << ": \t" <<
  name() << ": " << "\t z = " << tmp z <<
  "\t cout = " << tmp cout << std::endl;
                             monitor.cpp
```

#### Testbench



#### • testbench:

- connect design, stimuli-generator and checker/monitor
- waveform tracing
- start simulation

## sc\_main(1)

```
#include <systemc.h>
#include "generator.h"
#include "monitor.h"
#include "fulladder.h"
int sc main(int argc, char *argv[])
   // signals
   sc signal<sc bit> sig x, sig y, sig z;
   sc signal<sc bit> sig cin, sig cout;
   sc clock clk( "clk", 10, SC NS, 0, false ); // clock
   // moduls
   Generator generator("Generator");
   Monitor monitor("Monitor");
   FullAdder adder1("Adder");
    // port mapping
   generator.clk(clk);
   generator.x(sig_x);
   generator.y(sig y);
   generator.cin(sig cin);
```

## sc\_main(2)

```
adder1.x(sig x);
adder1.y(sig y);
adder1.z(sig z);
adder1.cin(sig cin);
adder1.cout(sig cout);
monitor.clk(clk);
monitor.z(sig z);
monitor.cout(sig cout);
// tracing the signals
sc trace file *trace file;
trace file = sc create vcd trace file("Trace File FullAdder");
sc trace(trace file, clk, "clk");
sc trace(trace file, sig x, "sig x");
sc trace(trace file, sig y, "sig y");
sc trace(trace file, sig z, "sig z");
sc trace(trace file, sig cin, "sig cin");
sc trace(trace file, sig cout, "sig cout");
sc start(100, SC NS); // start the simulation for 100 ns
sc close vcd trace file(trace file);
return 0;
```

#### Visualisation

- visualisation with gtkwave
- e.g.: gtkwave Trace\_File\_FullAdder.vcd

