

# **HW/SW Codesign II**

## Co-Specification with SystemC

Prof. Dr. Wolfram Hardt  
Dipl.-Inf. Michael Nagler

*Sommersemester 2015*

# ***Contents***

- Introduction
- Concepts and Basics of Language
- Example

# ***What is SystemC?***

- standardised language for system design and \_\_\_\_\_
- open source C++-class library which can be used with several operating systems
  - Windows, Linux, Solaris, ...
- encloses the complete design process
- support for co-design of hard- and software
- supports:
  - several levels of abstraction
  - modularisation and partitioning
  - hierarchical design
- integration of design libraries ("Intellectual Property")



# History

- we have seen a huge number of C/C++ based design languages before SystemC but no standard could be established
- introduction of SystemC in September 1999
- current version 2.3.1 (2014)
- accepted as IEEE 1666-2005
- standardisation by Open SystemC™ Initiative (OSCI)
  - consortium of EDA-Companies and IP-Provider
  - since 2011: Accellera Systems Initiative




# ***Why now SystemC?***

- provide a standardised design flow for the developer
  - use popular knowledge about programming with C/C++
  - model and simulate HW systems above \_\_\_\_\_
- ➔ easy for software developers to model abstract HW/SW-systems
- time to market
    - design software and hardware at the same time
    - early prototyping and design exploration
      - ➔ find and fix bugs early
      - ➔ shorter design cycles

# ***(V)HDL based Design Methodology***


## **4. hand over specification documents**




### **Problems:**

1. Specification is often incomplete and inconsistent
2. Translation to HDL is very time consuming and error prone

# Standard Design Flow




# ***C/C++ based Design Methodology***





# SystemC Design Flow



# *Synthesisable C/C++ ?*

- step 1:



restriction to  
synthesisable subset

- step 2:


extension by hardware-  
relevant components

- new language constructs  
(HardwareC, C\*)
- ---

**(SystemC, Cynlib)**



# SystemC Design Methodology



# ***Contents***

- Introduction
- Concepts and Basics of Language
- Example


# ***Datatypes***

- C/C++ built-in types
- C/C++ user-defined types
- special SystemC types

<b>type</b>	<b>description</b>
sc_bit	2-valued bit (0 or 1)
sc_logic	4-valued bit (0,1,X or Z)
sc_bv<n>	bit vector
sc_lv<n>	logic vector
sc_int<n>	1 to 64 bit signed integer
sc_uint<n>	1 to 64 bit unsigned integer
sc_bigint<n>	1 to 512 bit signed integer
sc_biguint<n>	1 to 512 bit unsigned integer
sc_fixed	templated signed fixed point
sc_ufixed	templated unsigned fixed point
sc_fix	untemplated signed fixed point
sc_ufix	untemplated unsigned fixed point

# Modules

- modules are the basic building blocks  
→ design partitioning
- includes:
  - processes → function
  - other modules → hierarchy
- a module is a \_\_\_\_\_




```
# include<systemc.h>


SC_MODULE (module_name)
{
    // declaration of module ports
    // declaration of local channels
    // declaration of module variables
    // declaration of processes
    // declaration of sub-modules
    // declaration of help functions
    // module instantiation

    /* module constructor */
    SC_CTOR (module_name)
    {
        // port mapping
        // module variable init.
        // process registration and
        // sensitivities
        SC_METHOD (process);
        sensitive << input1 << input2;
    }
};
```

# Simple Example (I): MODULE



a) DIN-circuits symbol of a NAND gate



b) SystemC-module of a NAND gate

```
#include <systemc.h>

SC_MODULE (NAND)
{
    sc_in<sc_bit> x, y;
    sc_out<sc_bit> z;

    SC_CTOR (NAND)
    {
        SC_METHOD (execute) ;
        sensitive << x << y;
    }

    void execute() ;
};

nand.h
```

---


```
#include <nand.h>

void NAND::execute()
{
    z._____ (~ (x.read() & y.read()) );
}
```

nand.cpp

# Simple Example (II): Communication between Modules

- components for communication between modules:
  - **ports** → define interface and data type
  - **interfaces** → specify a set of \_\_\_\_\_ to a channel
  - **channels** → implements the methods defined in the interfaces



**example: NAND (prev. slide)**



# ***Processes***

- describes the functionality of the system
- are the basic units of \_\_\_\_\_
- communicate with each other through signals and channels
- there are several kinds of processes
  - **SC\_METHOD, SC\_THREAD, SC\_CTHREAD**
- the SystemC simulation kernel invokes the processes
- takes no argument and returns nothing
- process declaration (in SC\_MODULE):  
**void process\_name(void)**
- specification of process-type and sensitivity list in **SC\_CTOR**

# ***Processes – Overview***

- **SC\_METHOD**

- sensitive to signals
- run completely after signal changes
- for RTL-modelling / synthesis

- **SC\_THREAD**

- sensitive to signals
- `wait()` suspends the execution of the process
- easy description of state machines, test benches
- not synthesisable

- **SC\_CTHREAD**

- sensitive for rising or falling clock edge
- necessary for state machines
- for \_\_\_\_\_

# SC\_METHOD

- never suspended within  
→ run completely
- sensitive to a set of \_\_\_\_\_  
→ sensitivity list  
→ executed, if one of the signals change
- e.g. to describe combinatorial logic

option 1:

```
void adder::add()  
{  
    sum.write(a.read() + b.read());  
}
```

option 2:

```
void adder::add()  
{  
    sum = a + b;  
}
```

**adder.cpp**

```
#include "systemc.h"  
  
SC_MODULE(adder)  
{  
    // ports  
    sc_in<int> a, b;  
    sc_out<int> sum;  
  
    // constructor  
    SC_CTOR(adder)  
    {  
        SC_METHOD(add);  
        sensitive << a << b;  
    }  
  
    void add();  
};
```

**adder.h**

# SC\_THREAD

- started only once by the simulator
- `wait()` suspends the `SC_THREAD`  
→ return control to the simulator
- can be sensitive to a set of \_\_\_\_\_  
→ sensitivity list

```
void adder::add()  
{  
    while ( true )  
    {  
        sum.write(a.read() + b.read());  
        wait();  
    }  
}
```

infinity  
loop

*adder.cpp*

```
#include "systemc.h"  
  
SC_MODULE(adder)  
{  
    // ports  
    sc_in<int> a, b;  
    sc_out<int> sum;  
  
    // constructor  
    SC_CTOR(adder)  
    {  
        SC_THREAD(add);  
        sensitive << a << b;  
    }  
  
    void add();  
};
```

*adder.h*

# SC\_CTHREAD

- started only once by the simulator
- `wait()` suspends the `SC_CTHREAD`  
→ return control to the simulator
- invoked by \_\_\_\_\_
- only one edge is usable
- **infinity loop**

```
void adder::add()  
{  
    while ( true )  
    {  
        sum.write(a.read() + b.read());  
        wait();  
    }  
}
```

adder.cpp

```
#include "systemc.h"  
  
SC_MODULE(adder)  
{  
    // clock  
    sc_in_clk clk;  
  
    // ports  
    sc_in<int> a, b;  
    sc_out<int> sum;  
  
    // constructor  
    SC_CTOR(adder)  
    {  
        SC_CTHREAD(add, clk.pos());  
    }  
  
    void add();  
};
```

adder.h

# ***Comparison of the Processes***

<b>feature</b>	<b>METHOD</b>	<b>THREAD</b>	<b>CTHREAD</b>
construct	SC_METHOD (process)	SC_THREAD (process)	SC_CTHREAD (process, clk.pos())
infinity loop	no	yes	yes
suspension	no	wait(...)	wait(...) and wait_until()
activation	events	events	clock pulse edge
sensitivity	sensitive(s) sensitive_pos(s) sensitive_neg(s)	sensitive(s) sensitive_pos(s) sensitive_neg(s)	SC_CTHREAD(process, clk.pos()) SC_CTHREAD(process, clk.neg())

# ***Suspension***

<b>instruction</b>	<b>wait until ...</b>	<b>process type</b>
<code>wait()</code>	event on a sensitive signal	SC_THREAD SC_THREAD
<code>wait_until(signal condition)</code>	signal condition is true	SC_CTHREAD
<code>wait(event condition)</code>	event condition is true	SC_THREAD
<code>wait(sc_time)</code>	a period of time	SC_THREAD
<code>wait(sc_time, event condition)</code>	event condition is true or a period of time	SC_THREAD

# ***SystemC Scheduler***

- SystemC contains an \_\_\_\_\_ simulation kernel
- kernel
  - controls timing and process execution
  - handles event notification
  - updates the channels if requested
- the scheduler is invoked by `sc_start()`
- the scheduler continues until
  - there are no more events
  - a process stops it by calling the `sc_stop()` function
  - an exceptional condition occurs



# ***sc\_main***

- main program of the SystemC design
- declaration and instantiation of the top level modules
- generate the top level structure
- initialisation and start of the simulation (`sc_start()`)
- `sc_stop()` stops the simulation (from all processes possible)

```
#include <systemc.h>
// include module headers

int sc_main(int argc, char *argv[])
{
    // channel declarations
    // variable declarations
    // module instance declarations
    // module port binding
    // time unit / resolution setup
    // set up tracing
    // start simulation

    return 0;
}
```


# ***Contents***

- Introduction
- Concepts and Basics of Language
- Example

# ***Modelling and Simulation: Example***


- what we want (our design):
  - realise a hierarchical designed **full adder**
- what we need:
  - complete SystemC implementation of simple gates:
    - AND, NAND, OR (simple example on slide 14)
  - hierarchical components consists of simple gates:
    - XOR, half adder, full adder
- and for simulation:
  - \_\_\_\_\_ → generate the input values for the full adder
  - monitor → show results of calculation

# ***Testbench***



# ***Hierarchical Full Adder***

<b>x</b>	<b>y</b>	<b>c<sub>in</sub></b>	<b>c<sub>out</sub><sub>t</sub></b>	<b>z</b>
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1



- \_\_\_\_\_ designed full adder
  - consists of two half adders (HA) and one OR gate

# Full Adder

```
#ifndef FULLADDER_H_
#define FULLADDER_H_
```

```
#include <systemc.h>
#include "halfadder.h"
#include "or.h"
```

```
SC_MODULE(FullAdder)
```

```
{
    sc_in<sc_bit> x, y, cin;
    sc_out<sc_bit> z, cout;
```

```
    HalfAdder adder1, adder2;
    OR or1;
```


```
    sc_signal<sc_bit> sig_1, sig_2, sig_3;
```

```
    SC_CTOR(FullAdder) : adder1("HalfAdder1"),
                          adder2("HalfAdder2"),
                          or1("OR")
```

```
    {
        adder1 << x << y << sig_1 << sig_2;
        adder2 << sig_1 << cin << z << sig_3;
        or1 << sig_2 << sig_3 << cout;
    }
```


```
};

fulladder.h
```



# Half Adder

x	y	c	z
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0



```
#ifndef HALFADDER_H_
#define HALFADDER_H_

#include <systemc.h>
#include "xor.h"
#include "and.h"

SC_MODULE(HalfAdder)
{
    sc_in<sc_bit> x, y;
    sc_out<sc_bit> z, c;


    XOR xor1;
    AND and1

    SC_CTOR(HalfAdder) : xor1("XOR"),
                        and1("AND")
    {
        // port mapping by position
        xor1 << x << y << z;
        and1 << x << y << c;
    }
};
#endif
```

*halfadder.h*

# XOR

x	y	z
0	0	0
0	1	1
1	0	1
1	1	0



```
#include <systemc.h>
#include „nand.h“
```

```
SC_MODULE(XOR)
```

```
{
```

```
    sc_in<bool> x, y;
    sc_out<bool> z;
```


```
    nand n1, n2, n3, n4;
    sc_signal<bool> sig1, sig2, sig3;
```

```
SC_CTOR(XOR):n1 („N1“), n2 („N2“), n3 („N3“), n4 („N4“)
{
    // connect ports and signals
    // connected by name
    n1.x(x); n2.y(y); n3.z(sig1);
    // connected by position
    n2 << x << sig1 << sig2;
    n3 << sig1 << y << sig3;
    n4 << sig2 << sig3 << z;
}
}
```


**xor.h**



# ***Stimuli-Generator***



# Stimuli-Generator



```
#include <systemc.h>

SC_MODULE(Generator)
{
    sc_in_clk clk;
    sc_out<sc_bit> x, y, cin;

    SC_CTOR(Generator)
    {
        SC_THREAD(run);
        sensitive << clk.pos();
        dont_initialize();
    }

    void run();
};
```

**generator.h**

```
#include "generator.h"

void Generator::run()
{
    while(true)
    {
        x.write((sc_bit) 0);
        y.write((sc_bit) 0);
        cin.write((sc_bit) 0);
        wait();


        x.write((sc_bit) 0);
        y.write((sc_bit) 0);
        cin.write((sc_bit) 1);
        wait();

        ...


        x.write((sc_bit) 1);
        y.write((sc_bit) 1);
        cin.write((sc_bit) 1);
        wait();
    }
}
```

**generator.cpp**

# ***Checker / Monitor***



# Checker / Monitor



```
#include <systemc.h>
#include <string>
SC_MODULE(Monitor)
{
    sc_in_clk clk;
    sc_in<bool> z, c;

    SC_CTOR(Monitor)
    {
        SC_CTHREAD(mon, clk.pos());
    }

    void mon()
    {

```

*monitor.h*

```
#include "monitor.h"


void Monitor::execute()
{
    sc_bit tmp_z;
    sc_bit tmp_cout;

    tmp_z = z.read();
    tmp_cout = cout.read();

    std::cout << sc_time_stamp() << ": \t" <<
name() << ": " << "\t z = " << tmp_z <<
"\t cout = " << tmp_cout << std::endl;
}
```

*monitor.cpp*

# ***Testbench***



- testbench:
  - connect design, stimuli-generator and checker/monitor
  - waveform tracing
  - start simulation

# ***sc\_main(1)***

```
#include <systemc.h>
#include "generator.h"

#include "monitor.h"
#include "fulladder.h"

int sc_main(int argc, char *argv[])
{
    // signals
    sc_signal<sc_bit> sig_x, sig_y, sig_z;
    sc_signal<sc_bit> sig_cin, sig_cout;

    sc_clock clk( "clk", 10, SC_NS, 0, false ); // clock

    // moduls
    Generator generator("Generator");
    Monitor monitor("Monitor");
    FullAdder adder1("Adder");

    // port mapping
    generator.clk(clk);
    generator.x(sig_x);
    generator.y(sig_y);
    generator.cin(sig_cin);
```

# sc\_main(2)

```
adder1.x(sig_x);
adder1.y(sig_y);
adder1.z(sig_z);
adder1.cin(sig_cin);
adder1.cout(sig_cout);

monitor.clk(clk);
monitor.z(sig_z);
monitor.cout(sig_cout);

// tracing the signals
sc_trace_file *trace_file;
trace_file = sc_create_vcd_trace_file("Trace_File_FullAdder");

sc_trace(trace_file, clk, "clk");
sc_trace(trace_file, sig_x, "sig_x");
sc_trace(trace_file, sig_y, "sig_y");
sc_trace(trace_file, sig_z, "sig_z");
sc_trace(trace_file, sig_cin, "sig_cin");
sc_trace(trace_file, sig_cout, "sig_cout");

sc_start(100, SC_NS); // start the simulation for 100 ns

sc_close_vcd_trace_file(trace_file);

return 0;
}
```

# Visualisation

- visualisation with gtkwave
- e.g.: `gtkwave Trace_File_FullAdder.vcd`

