

Course Title:	Low-Power Digital Integrated Circuits	
Course Number:	ELE 734	
Semester/Year (e.g.F2016)	F2022	

Instructor:	Dr. Andy Ye

Assignment/Lab Number:	3
Assignment/Lab Title:	CMOS Logic Families

Submission Date:	November 15, 2022
Due Date:	November 16, 2022

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Youssef	Helana	500766171	1	H.Y.

<sup>\*</sup>By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: <a href="http://www.ryerson.ca/senate/current/pol60.pdf">http://www.ryerson.ca/senate/current/pol60.pdf</a>

#### Table of Content:


Introduction	3
NOR 2 and NAND2 Schematic	3 - 4
Schematic of the textbench for the NOR2 and NAND2 gates	5 - 6
Delay measurement for unskewed, high-skewed and low-skewed NOR2 and NAND2 gates	7 - 8
The layout and extracted views of the unskewed NOR2 and NAND2 gates	9 - 11
Post-layout simulation comparing delay measurement for unskewed NAND2 and NOR2 gates	12 - 13
Conclusion	14
Pre-Lab	

#### Introduction:


Investigating the dynamic behavior of unskewed, high-skewed, and low-skewed NOR2 and NAND2 gates is the goal of the lab. The same circuit design as static CMOS gates are used by skewed logic gates; however, one transition is favoured over the other due to the ratio between NMOS and PMOS. A high-skewed gate favors a rising transition over a falling transition, and vice versa.

#### Schematic of the NOR2 and NAND2 gates:

#### NOR2:




#### NAND2:




#### Schematic of the textbench for the NOR2 and NAND2 gates:

#### NOR2 Textbench:




#### NAND2 Textbench:



#### Delay measurement for unskewed, high-skewed and low-skewed NOR2 and NAND2 gates:


### NOR2 Measurement of Unskewed, High-Skewed, and Low-Skewed:



NOR2 Overall Propagation Delay for Unskewed, High-Skewed, and Low-Skewed:

	Output Rising Delay	Output Falling Delay
Unskewed	4.145nF	83.82pF
High-Skewed	4.141nF	127.1pF
Low-Skewed	4.251nF	77.58pF

### NAND2 Unskewed, High-Skewed, and Low-Skewed Delay Measurement:




NAND2 Overall Propagation Delay for Unskewed, High-Skewed, and Low-Skewed:


1 8 3	, 8	<del>-</del>
	Output Rising Delay	Output Falling Delay
Unskewed	159pF	114.5pF
High-Skewed	154.3pF	182.4pF
Low-Skewed	275.8pF	109.2pF

#### The layout and extracted views of the unskewed NOR2 and NAND2 gates:


#### NOR2 Unskewed Layout and Extracted views:




#### NOR2 LVS:




#### NAND2 Unskewed Layout and Extracted Views:






#### NAND2 LVS:



#### Post-layout simulation comparing delay measurement for unskewed NAND2 and NOR2 gates:


#### NOR2 post Simulation comparing delay measurements:



#### NOR2 Overall Propagation Delay for Unskewed (Schematic Vs Extracted):

	Output Rising Delay	Output Falling Delay
Unskewed Schematic	4.145nF	83.77pF
Unskewed Extracted	4.146nF	83.57pF

#### NAND2 post Simulation comparing delay measurements:



#### NAND2 Overall Propagation Delay for Unskewed (Schematic Vs Extracted):

	Output Rising Delay	Output Falling Delay
Unskewed Schematic	158.6pF	114.5pF
Unskewed Extracted	153.5pF	111.1pF

#### Conclusion:

The lab evaluated the dynamic behaviour of the unskewed, high-skewed, and low-skewed NAND2 and NOR2 gates. It is clear from the figures as well as the Tables that the high-skewed gate favours the rising transition over the falling transition and the low-skewed gate favours the rising transition over the falling transition by having the lowest output rising delay. By making the layout for the NOR2 and NAND2 with no skew. The default sizes specified in the CDF parameters are the reason why the netlist matches but the parameters don't. The schematic was then compared to both extracted gates, and they virtually had a perfect match with a close match on both the output falling and rising delays. A parametric analysis was conducted to see how the unskewed gates were affected when the Cload was swept from 0F to 150fF, and by looking at the figures, as Cload increases, the Delay also increases.


## 5(E 734 : Pre-Lab 3

1- Normal Succeed: This means that Fall Time (for olp going from high law) is roughly EQUAL to RISE Time (For olp going From low to high) for a digital logic gate.

High Snewed: The means that FALL TIME (For off going From high to high) for a dg. del lagic going.

Low Skewed: This means that FALL TIME (for off going From high to I gh ) is cess than to the rise time (for off going From high to I gh ) for a digital logic gate.

A general CMOS logic realization is shown below.



· If PMOS & NMOS have same size, then PMOS will have an ON State resistance regula to a times that of NMOS

- Fall time is directly proportional to relistance offered by NMOS notwork

· The rise time is directly proportional to resistance offered by AMUS notwork . So ratio is equal to RN/Rp

I to resistance by PMOS roistance by NMOS

· PIN ratio size of PMOS / SIZE OF NMOS.

Usishewed CMOS invoter, NAND-2 Gate, NOR-2 Cute Resistances of PMOS & NMOS are equal

PM = 2 > CNOS inventer

QUAN C 1 = WS

PM= 4 HOR

Sixing chas inverter to achieve 1.5 (high skewed) 4 P/N ration of 3. → Rp = 2/3 \* RN

Sizing (MOS inverter to achieve 1.5 (low skewed) 5 PIN ratio of 4/3 > Rp = 3/2\*Rn

sizing CMOK NAND to achieve=1.5 (high Snewed) unskewed CMOS NAND-2 : P/N = 1, Therefore P/N = 3/2

sizing chos NAND to achieve = 1.5 (low skewed) unshawed chos NAND - 2: P/N= 1, Therefore P/N = 2/3

Sizing C MOS NOR to achieve=1.5 (high shewed) unsueved CMOS NOR-2. P/N=4, Ferefore P/N=6


sizing chos NOR to actiene = 1.51 low Suewed) unsueved chas NOR-2. Ph= 4, Therefore P/N = 9/3


# 1 - Shewed gates:

- Shewed gates favour one edge over another
- -> Downsize non-critical nonce transistor


high surwed inverter

unsubwed inverter (equal rise resistance)






unaversed inverter (equal rail resistance)




NOR-2 + NAND -2


unusuewed inverter



NAND - 3





## NOR-2




## high snew ;

Inverter.







#### NOR 2:



inverter:




9 d = 2/3 Qd = 2/3 Qv = 1 NAND- 2



-1 Clarg= 3/2

NOR-2



Vd= 2

Navo= 3/2

Logical coffert for show gate.

blagical effort it a suewed give for a purticular transition is ratio of imput apacitance if that gate to input apacitance if that gate to input apacitance of an unsuewed input inverter delivering he same output for 10 same transition

\* Logical extent is smaller for favoured directions but larger for other direction.