



### LEGv8 Reference Data

CORE INSTRUCT	SEI		OPCODE (		
NAME, MNEN	MONIC	MAT	(Hex)	OPERATION (in Verilog)	Notes
ADD	ADD	R	458	R[Rd] = R[Rn] + R[Rm]	
ADD Immediate	ADDI	1	488-489	R[Rd] = R[Rn] + ALUImm	(2,9
ADD Immediate & Set flags	ADDIS	1	588-589	R[Rd], $FLAGS = R[Rn] + ALUImm$	(1,2,9
ADD & Set flags	ADDS	R	558	R[Rd], $FLAGS = R[Rn] + R[Rm]$	(1
AND	AND	R	450	R[Rd] = R[Rn] & R[Rm]	.090
AND Immediate	ANDI	1	490-491	R[Rd] = R[Rn] & ALUImm	(2,9
AND Immediate & Set flags	ANDIS	1	790-791	R[Rd], FLAGS = R[Rn] & ALUImm	(1,2,5
AND & Set flags	ANDS	R	750	R[Rd], $FLAGS = R[Rn] & R[Rm]$	(1
Branch	В	В	0A0-0BF	PC = PC + BranchAddr	(3,9
Branch conditionally	B.cond	СВ	2A0-2A7	if(FLAGS==cond) PC = PC + CondBranchAddr	(4,5
Branch with Link	BL	В	4A0-4BF	R[30] = PC + 4; PC = PC + BranchAddr	(3,9
Branch to Register	BR	R	6B0	PC = R[Rn]	
Compare & Branch		ioniei Ioniei		if(R[Rt]!=0)	00079
if Not Zero	CBNZ	CB	5A8-5AF	PC = PC + CondBranchAddr	(4,9
Compare & Branch if Zero	CBZ	СВ	5A0-5A7	if(R[Rt]==0) PC = PC + CondBranchAddr	(4,9
Exclusive OR	EOR	R	650	$R[Rd] = R[Rn] ^ R[Rm]$	
Exclusive OR Immediate	EORI	1	690-691	$R[Rd] = R[Rn] \wedge ALUImm$	(2,9
LoaD Register Unscaled offset	LDUR	D	7C2	R[Rt] = M[R[Rn] + DTAddr]	(:
LoaD Byte Unscaled offset	LDURB	D	1C2	R[Rt]={56'b0, M[R[Rn] + DTAddr](7:0)}	(5
LoaD Half Unscaled offset	LDURH	D	3C2	R[Rt]={48'b0, M[R[Rn] + DTAddr] (15:0)}	(:
LoaD Signed Word Unscaled offset	LDURSW	D	5C4	R[Rt] ={ 32{ M[R[Rn] + DTAddr] [31]},	(5
LoaD eXclusive Register	LDXR	D	642	$M[R[Rn] + DTAddr]$ (31:0)} R[Rd] = M[R[Rn] + DTAddr]	(5,7
Logical Shift Left	LSL	R	69B	$R[Rd] = R[Rn] \ll shamt$	
Logical Shift Right		R	69A	R[Rd] = R[Rn] >>> shamt	
MOVe wide with Keep	MOVK	IM	794-797	R[Rd] (Instruction[22:21]*16: Instruction[22:21]*16-15) = MOVImm	(6,9
MOVe wide with Zero	MOVZ	IM	694-697	R[Rd] = { MOVImm << (Instruction[22:21]*16) }	(6,9
Inclusive OR	ORR	R	550	$R[Rd] = R[Rn] \mid R[Rm]$	
nclusive OR mmediate	ORRI	1	590-591	$R[Rd] = R[Rn] \mid ALUImm$	(2,9
STore Register Unscaled offset	STUR	D	7C0	M[R[Rn] + DTAddr] = R[Rt]	(5
STore Byte Unscaled offset	STURB	D	1C0	M[R[Rn] + DTAddr](7:0) = R[Rt](7:0)	(5
STore Half Unscaled offset	STURH	D	3C0	M[R[Rn] + DTAddr](15:0) = R[Rt](15:0)	(:
STore Word Unscaled offset	STURW	D	5C0	M[R[Rn] + DTAddr](31:0) = R[Rt](31:0)	(5
STore eXclusive Register	STXR	D	640	M[R[Rn] + DTAddr] = R[Rt]; R[Rm] = (atomic) ? 0 : 1	(5,7
SUBtract	SUB	R	658	R[Rd] = R[Rn] - R[Rm]	
SUBtract mmediate	SUBI	I	688-689	R[Rd] = R[Rn] - ALUImm	(2,5
SUBtract Immediate & Set flags	SUBIS	1	788-789	R[Rd], $FLAGS = R[Rn] - ALUImm$	(1,2,9
SUBtract & Set flags	SUBS	R	758	R[Rd], $FLAGS = R[Rn] - R[Rm]$	(1

- (1) FLAGS are 4 condition codes set by the ALU operation: Negative, Zero, oVerflow, Carry (2) ALUImm = {52'b0, ALU\_immediate} (3) BranchAddr = {36(BR\_address [25]), BR\_address, 2'b0} (4) CondBranchAddr = {43(COND\_BR\_address [18]), COND\_BR\_address, 2'b0} (5) DTAddr = {55[DT\_address [8]], DT\_address} (6) MOVImm = {48'b0, MOV\_immediate} (7) Atomic test&set pair; R[Rm] = 0 if pair atomic, 1 if not atomic (8) Operands considered unsigned numbers (vs. 2's complement) (9) Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a range of 11-bit opcodes

(10) If neither is operand a NaN and Value! == Value2, FLAGS = 4'b0110; If neither is operand a NaN and Value! < Value2, FLAGS = 4'b1000; If neither is operand a NaN and Value! > Value2, FLAGS = 4'b0010; If an operand is a Nan, operands are unordered

# ARITHMETIC CORE INSTRUCTION SET

		OPCODE/		
	FOR-	SHAMT		
IC	MAT	(Hex)	OPERATION (in Verilog)	Notes
FADDS	R	0F1 / 0A	S[Rd] = S[Rn] + S[Rm]	
FADDD	R	0F3 / 0A	D[Rd] = D[Rn] + D[Rm]	
FCMPS	R	0F1/08	FLAGS = (S[Rn] vs S[Rm])	(1,10)
FCMPD	R	0F3 / 08	FLAGS = (D[Rn]  vs  D[Rm])	(1,10)
FDIVS	R	0F1/06	S[Rd] = S[Rn] / S[Rm]	
FDIVD	R	0F3 / 06	D[Rd] = D[Rn] / D[Rm]	
FMULS	R	0F1/02	S[Rd] = S[Rn] * S[Rm]	
FMULD	R	0F3 / 02	D[Rd] = D[Rn] * D[Rm]	
FSUBS	R	0F1 / 0E	S[Rd] = S[Rn] - S[Rm]	
FSUBD	R	0F3 / 0E	D[Rd] = D[Rn] - D[Rm]	
LDURS	R	7C2	S[Rt] = M[R[Rn] + DTAddr]	(5)
LDURD	R	7C0	D[Rt] = M[R[Rn] + DTAddr]	(5)
MUL	R	4D8 / IF	R[Rd] = (R[Rn] * R[Rm]) (63:0)	
SDIV	R	4D6 / 02	R[Rd] = R[Rn] / R[Rm]	
SMULH	R	4DA	R[Rd] = (R[Rn] * R[Rm]) (127:64)	
STURS	R	7E2	M[R[Rn] + DTAddr] = S[Rt]	(5)
STURD	R	7E0	M[R[Rn] + DTAddr] = D[Rt]	(5)
UDIV	R	4D6 / 03	R[Rd] = R[Rn] / R[Rm]	(8)
UMULH	R	4DE	R[Rd] = (R[Rn] * R[Rm]) (127:64)	(8)
	FADDD FCMPS FCMPD FDIVS FDIVD FMULS FMULD FSUBS LDURS LDURS LDURD MUL SDIV SMULH STURS STURD UDIV	IC MAT FADDS R FADDD R FCMPS R FCMPD R FCMPD R FDIVS R FMULS R FMULD R FMULD R FSUBS R LDURS R	FOR-	FOR-

### CORE INSTRUCTION FORMATS

R	opcode		Rm	shar	nt	Rn	Rd	
	31	21 2	0 16	15	10.9	5	4	0
I	opcode		ALU in	nmediate		Rn	Rd	
	31	22 21			10.9	5	4	0
D	opcode		DT ad	dress	ор	Rn	Rt	
	31	21.2	0	1	2 11 10 9	5	4	0
В	opcode			BR	address			
	31 26:	25						0
CB	Opcode		COND	BR add	ress		Rt	
	31 24	23				5	4	0
IM	opcode	LSL		MOV_in	nmediate		Rd	
	31	23 22 21 2	0			5	4	.0

### PSEUDOINSTRUCTION SET

NAME	MNEMONIC	OPERATION
CoMPare	CMP	FLAGS = R[Rn] - R[Rm]
CoMPare Immediate	CMPI	FLAGS = R[Rn] - ALUImm
LoaD Address	LDA	R[Rd] = R[Rn] + DTAddr
MOVe	VOM	R[Rd] = R[Rn]

# REGISTER NAME, NUMBER, USE, CALL CONVENTION

NAME	NUMBER USE		PRESERVED ACROSS A CALL
X0 - X7	0-7	Arguments / Results	No
X8	8	Indirect result location register	No
X9 - X15	9-15	Temporaries	No
X16 (IP0)	16	May be used by linker as a scratch register; other times used as temporary register	No
X17 (IP1)	17	May be used by linker as a scratch register; other times used as temporary register	No
X18	18	Platform register for platform independent code; otherwise a temporary register	No
X19-X27	19-27	Saved	Yes
X28 (SP)	28	Stack Pointer	Yes
X29 (FP)	29	Frame Pointer	Yes
X30 (LR)	30	Return Address	Yes
XZR	31	The Constant Value 0	N.A.

# 4

OPCODES	S IN NUMI	ERICAL OR	DER BY OPCOI	DE		3
	action		pcode	Shamt	11-bit Op Range	(1)
Mnemonio		Width (bits)		Binary	Start (Hex) I	
В	B R	6	000101	000010	0A0 0F1	0BF
FMULS		11	00011110001			
FDIVS	R	11	00011110001	000110	0F1	2
FCMPS	R	11	00011110001	001000	0F1	
FADDS	R	11	00011110001	001010	0F1	
FSUBS	R	11	00011110001	001110	OF1	
FMULD	R	11	00011110011	000010	0F3	
FDIVD	R	11	00011110011	000110	0F3	
FCMPD	R	11	00011110011	001000	0F3	
FADDD	R	11	00011110011	001010	0F3	
FSUBD	R	11	00011110011	001110	0F3	
STURB	D	11	00111000000		1C0	~
LDURB	D	11	00111000010		1C2	
B.cond	CB	8	01010100		2A0	2A7
STURH	D	11	01111000000		3C0	)
LDURH	D	11	01111000010		3C2	
AND	R	11	10001010000		450	l)
ADD	R	11	10001011000		458	
ADDI	I	10	1001000100		488	489
ANDI	1	10	1001001000		490	491
BL	В	6	100101		4A0	4BF
SDIV	R	11	10011010110	000010	4D6	i
UDIV	R	11	10011010110	000011	4D6	
MUL	R	11	10011011000	011111	4D8	
SMULH	R	11	10011011010		4DA	
UMULH	R	11	10011011110		4DE	
ORR	R	11	10101010000		550	
ADDS	R	11	10101011000		558	
ADDIS	I	10	1011000100		588	589
ORRI	i	10	1011001000		590	591
CBZ	СВ	8	10110100		5A0	5A7
CBNZ	CB	8	10110101		5A8	5AF
STURW	D	11	10111000000		5C0	
LDURSW	D	11	10111000100		5C4	
	R	11	101111000100		5E0	
STURS	R	11	10111100000		5E2	
LDURS	D	11	11001000000		640	
STXR		-	11001000000			
LDXR	D	11	11001000010		642	
EOR	R	11			650	
SUB	R	11	11001011000		658	
SUBI	I	10	1101000100		688	689
EORI	I	10	1101001000		690	691
MOVŽ	IM	9	110100101	-	694	697
LSR	R	11	11010011010		69A	
LSL	R	11	11010011011		69B	-
BR	R	11	11010110000		6B0	
ANDS	R	11	11101010000		750	
SUBS	R	11	11101011000		758	
SUBIS	I	10	1111000100		788	789
ANDIS	I	10	1111001000		790	791
MOVK	IM	9	111100101		794	797
STUR	D	11	11111000000		7C0	Ě
LDUR	D	11	111111000010		7C2	S. Control
STURD	R	11	111111100000		7E0	
		7.7				

<sup>(1)</sup> Since I, B, and CB instruction formats have opcodes narrower than 11 bits, they occupy a range of 11-bit opcodes, e.g., the 6-bit B format occupies 32 (25) 11-bit opcodes.

11

11111100010


### IEEE 754 FLOATING-POINT STANDARD

 $(-1)^s \times (1 + Fraction) \times 2^{(Exponent - Bias)}$ where Single Precision Bias = 127, Double Precision Bias = 1023

IEEE 754 Symbols						
Exponent	Fraction	Object				
0	0	± 0				
0	≠ 0	± Denorm				
1 to MAX - 1	anything	± F1. Pt. Num.				
MAX	0	± ∞				
MAX	<i>≠</i> 0	NaN				

IEEE Single Precision and **Double Precision Formats:** 

S.P. MAX = 255, D.P. MAX = 2047 Exponent Fraction Fraction S Exponent 52 51 62



### DATA ALIGNMENT

			Double	Word			
	Wo	ord			W	ord.	
Half	Halfword Halfword		word	Halfword		Halfword	
Byte	Byte	Byte	Byte	Byte	Byte	Byte	Byte
)	1	2	3	4	5	6	7

Value of three least significant bits of byte address (Big Endian)

# EXCEPTION SYNDROME REGISTER (ESR)

55,000	eption (EC)	Instruction Length (IL)		Instruction Specific Syndrome field (ISS)	
31	26	25	24		0

### EXCEPTION CLASS

EC	Class	Cause of Exception	Number	Name	Cause of Exception
0	Unknown	Unknown	34	PC	Misaligned PC exception
7	SIMD	SIMD/FP registers disabled	36	Data	Data Abort
14	FPE	Illegal Execution State	40	FPE	Floating-point exception
17	Sys	Supervisor Call Exception	52	WPT	Data Breakpoint exception
32	Instr	Instruction Abort	56	BKPT	SW Breakpoint Exception

# SIZE PREFIXES AND SYMBOLS

SIZE	PREFIX	SYMBOL	SIZE	PREFIX	SYMBOL
10 <sup>3</sup>	Kilo-	K	210	Kibi-	Ki
$10^{6}$	Mega-	M	2 <sup>20</sup>	Mebi-	Mi
$10^{9}$	Giga-	G	2 <sup>30</sup>	Gibi-	Gi
$10^{12}$	Tera-	T	240	Tebi-	Ti
10 <sup>15</sup>	Peta-	P	250	Pebi-	Pi
10 <sup>18</sup>	Exa-	Е	260	Exbi-	Ei
$10^{21}$	Zetta-	Z	270	Zebi-	Zi
$10^{24}$	Yotta-	Y	280	Yobi-	Yi
10-3	milli-	m	10-15	femto-	f
10 <sup>-6</sup>	micro-	μ	10-18	atto-	a
10 <sup>-9</sup>	nano-	n	10-21	zepto-	z
10-12	pico-	р	10-24	yocto-	У