

# FPGA Implementations of the ICEBERG Block Cipher

François-Xavier Standaert, Gilles Piret, Gael Rouvroy, Jean-Jacques Quisquater

UCL Crypto Group, Place du Levant, 3, B-1348 Louvain-La-Neuve, Belgium.

e-mail: standaert,piret,rouvroy,quisquater@dice.ucl.ac.be

**Abstract**—This paper presents FPGA (Field Programmable Gate Array) implementations of ICEBERG, a block cipher designed for reconfigurable hardware implementations and presented at FSE 2004. All its components are involutonal and allow very efficient combinations of encryption/decryption. The implementations proposed also allow changing the key and Encrypt/Decrypt ( $E/D$ ) mode for every plaintext, without any performance loss. In comparison with other recent block ciphers, the implementation results of ICEBERG show a significant improvement of hardware efficiency. Moreover, the key and  $E/D$  agility allows considering new encryption modes to counteract certain side-channel attacks.

## I. INTRODUCTION

In October 2000, NIST (National Institute of Standards and Technology) selected Rijndael as the new Advanced Encryption Standard. The selection process included performance evaluation on both software and hardware platforms. However, as implementation versatility was a criteria for the selection of the AES, it appeared that Rijndael was not optimal for reconfigurable hardware implementations. Its highly expensive substitution boxes are a typical bottleneck but the combination of encryption and decryption in hardware is probably as critical.

ICEBERG is a block cipher designed for efficient reconfigurable hardware implementations. It is based on an involutonal structure so that the forward and inverse operation of the cipher may be performed with exactly the same hardware. All its components easily fit into the 4-bit input lookup tables<sup>1</sup> of FPGAs, and its key scheduling allows the round keys to be derived “on the fly” in encryption and decryption mode. In addition to hardware efficiency, the key and  $E/D$  agility allows considering new encryption modes to counteract certain side-channel attacks. In practice, very low-cost hardware crypto-processors and high throughput data encryption are potential applications of ICEBERG.

This paper presents FPGA implementations of ICEBERG and compares their performances with the ones of recent block ciphers (*e.g.* AES and NESSIE candidates). Although ICEBERG implementations offer features that most block ciphers do not provide (*e.g.* key and  $E/D$  agility), its implementation results exhibit a significant improvement of hardware efficiency. For this purpose, we investigated various contexts (loop and unrolled implementations, with or without feedback) on the recent Xilinx Virtex-II<sup>®</sup> technology.

<sup>1</sup>LUTs are 4-bit input function generators and constitute the basic building block of most recent reconfigurable devices.

The paper is structured as follows. Section 2 briefly presents the specifications of ICEBERG and Section 3 describes our FPGA design methodology. Section 4 lists the combinatorial cost of the block cipher components. The implementation results for various architectures are in Sect. 5 and comparisons with other block ciphers are in Sect. 6. Resistance against side-channel analysis is briefly discussed in Sect. 7. Finally, conclusions are in Sect. 8.

## II. SPECIFICATIONS

### A. Block and Key Size

ICEBERG operates on 64-bit blocks and uses a 128-bit key. It is an involutonal iterative block cipher based on the repetition of 16 identical key-dependent round functions. In the next subsections, we briefly present the algorithm. A more detailed description can be found in the original paper [1].




Fig. 1. The round function.

### B. The round function

The round function is pictured in Fig. 1, where we distinguish a non-linear layer and a linear diffusion layer.

The **non-linear layer** is built from the parallel application of  $8 \times 8$  substitution boxes to the cipher state. For efficiency purposes, these boxes are constructed from smaller  $4 \times 4$  S-boxes  $S_0$ ,  $S_1$  and bit permutations  $P_8$  (*i.e.* 8-bit wire crossings).

The **linear diffusion layer** is built from bit permutations  $P_{64}$  (*i.e.* 64-bit wire crossings), bit permutations  $P_4$  (*i.e.* 4-bit wire crossings), bitwise key additions (denoted as  $\oplus$  in the figure) and small  $4 \times 4$  diffusion boxes  $D$ . These boxes perform a simple multiplication:

$$\begin{pmatrix} y_3 \\ y_2 \\ y_1 \\ y_0 \end{pmatrix} = \begin{bmatrix} 0 & 1 & 1 & 1 \\ 1 & 0 & 1 & 1 \\ 1 & 1 & 0 & 1 \\ 1 & 1 & 1 & 0 \end{bmatrix} \times \begin{pmatrix} x_3 \\ x_2 \\ x_1 \\ x_0 \end{pmatrix}$$

where every output bit is a  $\oplus$  operation between three input bits. It is therefore efficiently combined with the key addition inside a single 4-input LUT.

### C. The key schedule

The key scheduling process consists of key expansion and key selection.

The **key expansion** expands the cipher key  $K$  into a sequence of keys  $K^0, K^1, \dots, K^{16}$ . We set the initial key  $K^0 = K$ . The following keys are obtained by a keyround function so that :  $K^{i+1} = \text{keyround}(K^i)$ .

The **keyround** is pictured in Fig. 2, where we distinguish a conditional shift layer, bit permutations  $P_{128}$  (i.e. 128-bit wire crossings) and S-boxes  $S_0$ . The conditional shift operation depends on a round constant  $C$  that will be discussed further.




Fig. 2. The key round.

Finally, the **key selection** first performs a simple compression function that selects 64 bytes of  $K^i$  having odd indices. Thereafter, a  $4 \times 4$  key selection box is applied in parallel to every 4-bit key-block. It performs the following boolean operation:

$$\begin{aligned} y(0) &= (x(0) \oplus x(1) \oplus x(2)) \cdot \text{sel} \vee (x(0) \oplus x(1)) \cdot \overline{\text{sel}} \\ y(1) &= (x(1) \oplus x(2)) \cdot \text{sel} \vee x(1) \cdot \overline{\text{sel}} \\ y(2) &= (x(2) \oplus x(3) \oplus x(0)) \cdot \text{sel} \vee (x(2) \oplus x(3)) \cdot \overline{\text{sel}} \\ y(3) &= (x(3) \oplus x(0)) \cdot \text{sel} \vee x(3) \cdot \overline{\text{sel}} \end{aligned}$$

Depending on the value of a selection bit  $\text{sel}$ , we obtain the round key  $RK_0^i$  or  $RK_1^i$  for the round  $i$ .

### D. Encryption/decryption process

The complete cipher consists of an initial round key addition, 15 rounds and a final transform. Due to the involutory structure of every single component of ICEBERG, the  $E/D$  mode is fixed with the selection bit only:  $\text{sel} = 1$  in encryption and  $\text{sel} = 0$  in decryption. In pseudo C, we have:

```
ICEBERG(state,cipherkey,sel)
{
  KeyExpansion(cipherkey,expandedkey[0..16]);
  for (i=0;i<16;i++)
  {
    KeySelection(expandedkey[i],sel,roundkey[i]);
  }
}
```

```
KeySelection(expandedkey[16],not(sel),roundkey[16]);
```

```
AddRoundKey(state,roundkey[0]);
```

```
for (i=1;i<16;i++)
```

```
{
  Round(state,roundkey[i]);
}
```

```
NonLinearLayer(state);
```

```
AddRoundKey(state,roundkey[16]);
```

```
}
```

The round constants are :  $C = 0$  until round 8,  $C = 1$  thereafter. A particular structure of the expanded key is therefore obtained:

$$\begin{aligned} K^0 &= K^{16} \\ K^1 &= K^{15} \\ &\dots \end{aligned} \quad (1)$$

As a consequence, ICEBERG allows the encryption/decryption with exactly the same hardware (only the selection bit has to be changed) and the expanded key may be derived “on the fly” in encryption and decryption (the storage of round keys is not necessary). More details about this particular structure are available in the paper of FSE 2004.

## III. DESIGN METHODOLOGY

Present reconfigurable components like FPGAs are usually made of reconfigurable logic blocks combined with fast access memories (RAM blocks) and high speed arithmetic circuits [2], [3]. Basic logic blocks of FPGAs include a 4-input function generator (called lookup table, LUT) and a storage element. In addition, most FPGA manufacturers provide users with fast carry logic and particular structures of the logic blocks to efficiently implement distributed memories, shift registers,... A brief description of these components is given in Appendix.

As reconfigurable components are divided into logic elements and storage elements, an efficient implementation will be the result of a better compromise between combinatorial logic used, sequential logic used and resulting performances. These observations lead to different definitions of implementation efficiency:

- 1) In terms of performances, let the efficiency of a block cipher be the ratio  $\text{Throughput (Mbits/s)} / \text{Area (LUTs, RAM blocks)}$ .
- 2) In terms of resources, the efficiency is easily tested by computing the ratio  $\text{Nbr of registers} / \text{Nbr of LUTs}$ : it should be close to one.

ICEBERG was designed in order to allow very efficient FPGA implementations and our architectures are defined in order to maximize these notions of hardware efficiency. It practically results in the pipelining of the round and keyround functions. Pipelining increases the encryption speed by processing multiple blocks of data simultaneously. It is achieved by inserting rows of registers among combinatorial logic. Parts of logic between two consecutive registers form

pipeline stages and we define the **maximum pipeline** as the pipeline of which the number of stages implies that the ratio  $Nbr\ of\ registers/Nbr\ of\ LUTs$  is the closest to one (and lower than one).

Finally, depending on the optimization criteria, different architectures can be employed. Optimization for maximum speed can be achieved by a fully pipelined unrolled architecture. In the applications requiring minimum area, a loop architecture with only one round implemented seems to be the best choice. For both cases, we tried to maximize the previously defined efficiency. In addition, we provide results of non-pipelined implementations that are useful when a block cipher is used in feedback modes. In the next sections, we present the results of various FPGA implementations of ICEBERG.

#### IV. COMBINATORIAL COST OF ICEBERG COMPONENTS

As all components perfectly fit into 4-input LUTs, we can directly evaluate their combinatorial cost in the Xilinx Virtex-II<sup>®</sup> family of devices:

Round Components	HW cost (LUTs)	Keyround Components	HW cost (LUTs)
$S_0, S_1$ layers	64	Shift layer	128
Non-linear layer	$64 \times 3 = 192$	$S_0$ layer	128
Linear diffusion layer	64	Keyround	384
Round	256	Selection layer	64

Remark that if the maximum pipeline is not inserted, the shift layers can be efficiently implemented inside the Virtex slice, using additional multiplexers  $F5$  and  $F6$  available next to the LUT [2].

In the next section, we investigate the practical implementation of different architectures for ICEBERG.

#### V. IMPLEMENTATION RESULTS

All the architectures proposed in this section allow the choice of the key and  $E/D$  mode for every plaintext. The area and frequency estimations presented are provided after implementation with Xilinx ISE<sup>®</sup> 6.1 on the Xilinx Virtex-II<sup>®</sup> technology. The timing constraints were applied to the inner clock and we used the input-output (IO) registers embedded into the FPGA IOBs<sup>2</sup> in order to take the interface constraints into account. It is important to note that the limiting factor of our work frequencies was always the input-output management. As an illustration, the internal clock of the fully pipelined unrolled implementation without IO registers is near to the maximum (380 Mhz), but if IO registers are considered, it decreases to 297 Mhz, what we believe to be a fair frequency estimation.

##### A. Unrolled architectures

For high throughput applications, we propose an unrolled implementation with the 16 rounds implemented and we applied two pipelining strategies. If a maximum throughput is required, a full pipe implementation is provided, with the

Type	# of slices	# of RAMBs	Latency (cycles)	Out. every (cycles)	Freq. (Mhz)	Throughput (Mbits/sec)
<b>Full Pipe</b>	6808	0	66	1	297	19008
<b>Half Pipe</b>	4946	0	33	1	271	17344
<b>RAM</b>	3132	64	33	1	210	13440

TABLE I  
UNROLLED ARCHITECTURES RESULTS ON VIRTEx-II<sup>®</sup>.

maximum pipeline inserted. However, for large designs, the implementation (and specially the routing task) may become the bottleneck, with routing delays larger than logic delays. Therefore, for an optimized efficiency, we propose the half pipe architecture. In addition to a better tradeoff between logic and routing delays, it also allows an efficient implementation of the shift layer, using the additional multiplexers available inside the Virtex slice. Both architectures are pictured in Fig. 3. Finally, if the half pipe architecture is considered, we can also implement the round S-box inside the FPGA RAM blocks. The implementation results for these three proposals are in Table II.




Fig. 3. Unrolled architectures : full pipe and half pipe.

##### B. Loop architectures

In the applications requiring minimum area, we propose a loop architecture with only one round implemented. In order to decrease the area requirements, we only considered the half pipe strategy. In addition to the efficiency advantages already mentioned, half pipe structures are specially convenient for loop architectures because they allow the combination of the loop multiplexer with the round and keyround logic. Our proposal is pictured in Fig. 4, where we share the initial and final key addition. As for unrolled architectures, it is possible to use the FPGA RAM blocks to implement the round S-box. The implementation results for these loop architectures are provided in Table II.

##### C. Feedback modes

As soon as a feedback mode is used, pipelining techniques are not relevant for block cipher implementations. This is due

<sup>2</sup>IOBs : Input-Output Blocks.




Fig. 4. Loop architecture.

Type	# of slices	# of RAMBs	Latency (cycles)	Out. every (cycles)	Freq. (Mhz)	Throughput (Mbits/sec)
<b>Loop</b>	631	0	34	2/32	254	1016
<b>RAM</b>	526	4	34	2/32	227	908

TABLE II  
LOOP ARCHITECTURE RESULTS ON VIRTEX-II®.

to the fact that multiple blocks of data cannot be managed in parallel because encrypting one block of data requires the result of the previously encrypted block. Although we do not recommend the use of feedback modes in FPGA implementations of block ciphers (they do not allow us to take advantage of hardware efficiency), we propose the following designs for comparison purposes. An unrolled architecture without pipelining and a minimum latency loop architecture are represented in Fig. 5. The implementation results of these designs are in Table III.




Fig. 5. Feedback mode : Unrolled and loop architectures.

Type	# of slices	# of RAMBs	Latency (cycles)	Out. every (cycles)	Freq. (Mhz)	Throughput (Mbits/sec)
<b>Unrolled</b>	3174	0	1	1	14	896
<b>Loop</b>	571	0	17	1/16	147	588
<b>RAM</b>	467	4	17	1/16	145	580

TABLE III  
FEEDBACK MODE RESULTS ON VIRTEX-II®.

## VI. COMPARISONS WITH OTHER BLOCK CIPHERS

Comparing the performances of block cipher hardware implementations is generally a delicate task. This is due to the high dependency of these implementation results on the design methodology, but also to the various commercial FPGAs that may be chosen for evaluation. In the case of ICEBERG, it is even more critical as our implementations provide key **and**  $E/D$  agility: two properties that are never combined in other block cipher implementations<sup>3</sup>. The following considerations must therefore be taken with care and should be considered as general guidelines more than as a strict comparison.

We tried to find the best results for various block ciphers in non feedback modes, if possible in the most recent technology (Virtex-II®). Then, we provide the area and throughput results. If no RAMBs are used, the ratio Throughput/Area is given in order to estimate the hardware efficiency. We also specify the architecture used (loop or unrolled) and its basic features (encryption only, encryption/decryption, key agility).

In general, ICEBERG implementations exhibit a significant improvement of the hardware efficiency, even if we compare them with encryption only designs. It is clear that the most relevant implementation schemes for ICEBERG do not use RAMBs because they considerably increase the S-box memory requirements<sup>4</sup>. LUT-only implementations are also the best estimators for ASIC performances and underline the excellent potentialities of ICEBERG for hardware implementations in general. More specifically, only Rijndael [12] and the 3DES have an efficiency comparable to ICEBERG with an  $E/D$  structure. However, the specified Rijndael implementation does not provide key and  $E/D$  agility, uses RAM blocks and shares resources between the round and keyround. For 3DES, it is well known that it allows very efficient implementation opportunities and having a comparable efficiency is probably an excellent result for ICEBERG.

## VII. RESISTANCE AGAINST SIDE-CHANNEL ATTACKS

Although cryptosystem designers frequently assume that secret parameters will be manipulated in closed reliable computing environments, Kocher et al. stressed in 1998 [17] that actual computers and microchips leak information correlated to the data handled. Side-channel attacks based on time, power and electromagnetic measurements were successfully applied to smart card implementations of block ciphers. Protecting implementations against side-channel attacks is usually difficult and expensive. Masking all the data with random boolean values is suggested in several papers [18], [19] and the use of small substitution tables allows this to be efficiently implemented, although it is still an expensive solution (the additional cost of masking a  $2^n$ -bit table is another  $2^{2n}$ -bit table).

<sup>3</sup>Excepted in the Triple-DES.

<sup>4</sup>The ICEBERG S-box memory requirements are :  $(2^4 \times 4) \times 6 = 384$  bits. If RAMBs are used, it becomes  $2^8 \times 8 = 2048$  bits.

Algorithm	Device	Enc.	Dec.	Key ag.	Loop/Unr.
0.22 $\mu\text{m}$					
Twofish [4]	Virtex <sup>®</sup>	•		•	U
Serpent [4]	Virtex <sup>®</sup>	•		•	U
0.18 $\mu\text{m}$					
Rijndael [5]	Virtex-E <sup>®</sup>	•		•	U
Camelia [6]	Virtex-E <sup>®</sup>	•		•	U
Khazad [7]	Virtex-E <sup>®</sup>	•		•	U
Misty1 [7]	Virtex-E <sup>®</sup>	•		•	U
Rijndael [5]	Virtex-E <sup>®</sup>	•		•	L
0.15 $\mu\text{m}$					
RC6 [8]	Virtex-II <sup>®</sup>	•		•	U
IDEA [9]	Virtex-II <sup>®</sup>	•		•	U
SHACAL-1 [10]	Virtex-II <sup>®</sup>	•		•	U
3DES [11]	Virtex-II <sup>®</sup>	•	•	•	U
ICEBERG	Virtex-II <sup>®</sup>	•	•	•	U
3DES [11]	Virtex-II <sup>®</sup>	•	•	•	L
ICEBERG	Virtex-II <sup>®</sup>	•	•	•	L
0.15 $\mu\text{m}$ + RAMBs					
Rijndael [12]	Virtex-II <sup>®</sup>	•	•		L
ICEBERG	Virtex-II <sup>®</sup>	•	•	•	L
Rijndael [13]	Virtex-II <sup>®</sup>	•	•		L
ICEBERG	Virtex-II <sup>®</sup>	•	•	•	U

TABLE IV  
BASIC FEATURES OF COMPARED BLOCK CIPHERS.

Algorithm	# Slices	# RAMBs	Throughput (Mbits/sec)	Thr./Area (Mbits/sec / slices)
0.22 $\mu\text{m}$				
Twofish [4]	21000	0	15200	0.72
Serpent [4]	19700	0	16800	0.85
0.18 $\mu\text{m}$				
Rijndael [5]	2784	100	11776	-
Camelia [6]	9692	0	6750	0.7
Khazad [7]	7175	0	7872	1.10
Misty1 [7]	6322	0	10176	1.61
Rijndael [5]	2524	0	2085	1.17
0.15 $\mu\text{m}$				
RC6 [8]	7456	0	4800	0.64
IDEA [9]	9793	0	6800	0.69
SHACAL-1 [10]	13729	0	17021	1.24
3DES [11]	604	0	917	1.51
ICEBERG	<b>4946</b>	<b>0</b>	<b>17344</b>	<b>3.51</b>
3DES [11]	227	0	326	1.44
ICEBERG	<b>631</b>	<b>0</b>	<b>1016</b>	<b>1.61</b>
0.15 $\mu\text{m}$ + RAMBs				
Rijndael [12]	146	3	358	-
ICEBERG	<b>526</b>	<b>4</b>	<b>908</b>	-
Rijndael [13]	$\approx 1125$	18	1408	-
ICEBERG	<b>3132</b>	<b>64</b>	<b>13440</b>	-

TABLE V  
PERFORMANCES OF COMPARED BLOCK CIPHERS.

The key agility provided by ICEBERG (changing the key at every plaintext block is for free) also offers interesting opportunities to prevent certain side-channel attacks by defining new encryption modes where the key is changed sufficiently often. As most side-channel attacks need to collect several leakage traces to remove the noise from useful information, changing the key frequently, even in a well chosen deterministic way (e.g. LFSR-based), could help to counteract (or at least make more difficult) these attacks. A thorough analysis of side-channel resistance based on re-keying techniques would deserve further research and analysis.

## VIII. CONCLUSION

We presented FPGA implementations of ICEBERG, a block cipher designed for hardware implementations. In terms of area requirements, throughput and hardware efficiency, ICEBERG exhibits excellent abilities compared to most recent block ciphers. The simplicity of the design is also considerably improved and allows the fast development of an efficient architecture. In practice, an unrolled (*resp.* loop) architecture has a throughput of 17,3 Gbits/sec (*resp.* 1,0 Gbits /sec), using 4946 FPGA slices (*resp.* 631 FPGA slices) in the Xilinx Virtex-II<sup>®</sup> technology. In addition, ICEBERG allows key and *E/D* agility. These properties could be used to improve resistance against certain side-channel attacks, although this last point is let as a scope for further research. Due to the simplicity of its component functions, ICEBERG is also likely to exhibit excellent implementation results in hardware in general (not only FPGAs).

## REFERENCES

- [1] F.-X. Standaert, G. Piret, G. Rouvroy, J.-J. Quisquater, J.-D. Legat, *ICEBERG : an Involutional Cipher Efficient for Block Encryption in Reconfigurable Hardware*, in the proceedings of FSE 2004, the Fast Software Encryption workshop, New Delhi, February 5-7 2004, Springer-Verlag.
- [2] Xilinx: *Virtex 2 FPGAs Data Sheet*, <http://www.xilinx.com>.
- [3] Altera: *Stratix 1.5V FPGAs Data Sheet*, <http://www.altera.com>.
- [4] K. Gaj, P. Chodowicz, *Fast Implementation and fair Comparison of the Final Candidates for the Advanced Encryption Standard using Field Programmable Gate Arrays*, in the proceedings of the RSA Security Conference - Cryptographer's Track, San Francisco, CA, April 8-12, 2001, pp. 84-99.
- [5] F.-X. Standaert, G. Rouvroy, J.-J. Quisquater, J.-D. Legat, *Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware : Improvements and Design Tradeoffs*, in the proceedings of CHES 2003, Lecture Notes in Computer Sciences, vol 2779, pp 334-350, Springer-Verlag, 2003.
- [6] T. Ichikawa, T. Sorimachi, T. Kasuya, M. Matsui, *On the Criteria of Hardware Evaluation of Block Ciphers*, Tech. report of IEICE, ISEC 2001.
- [7] F.-X. Standaert, G. Rouvroy, J.-J. Quisquater, J.-D. Legat, *Efficient FPGA Implementation of Block Ciphers Khazad and Misty1*, 3<sup>rd</sup> NESSIE Workshop, Munich, Germany, November 2002.
- [8] J.-L. Beuchat, *FPGA Implementation of the RC6 Block Cipher*, in the proceedings of FPL 2003, Lecture Notes in Computer Science, vol. 2778, pp 101-110, Springer-Verlag, 2003.
- [9] J.-L. Beuchat, *Modular Multiplication for FPGA Implementation of the IDEA Block Cipher*, in the proceedings of ASAP 2003, Application Specific Systems Architectures and Processors, IEEE, 2003.
- [10] M. McLoone, J.V. McCanny, *Very High Speed 17 Gbps SHACAL Encryption Architecture*, in the proceedings of FPL 2003, Lecture Notes in Computer Science, vol. 2778, pp 111-120, Springer-Verlag, 2003.

- [11] G. Rouvroy, F.-X. Standaert, J.-J. Quisquater, J.-D. Legat, *Optimizing Cipher FPGA Implementations : DES and Triple DES*, in the proceedings of FPL 2003, Lecture Notes in Computer Science, vol. 2778, pp 181-193, Springer-Verlag, 2003.
- [12] G. Rouvroy, F.-X. Standaert, J.-J. Quisquater, J.-D. Legat, *Compact and Efficient Encryption/Decryption Module for FPGA Implementation of the AES Rijndael Very Well Suited for Small Embedded Applications*, in the proceedings of ITCC 2004, Las Vegas, April 5-7 2004.
- [13] Helion Encryption Cores : <http://www.heliontech.com/>
- [14] P. Chodowicz, K. Gaj, *Very Compact FPGA Implementation of the AES*, in the proceedings of CHES 2003, Lecture Notes in Computer Sciences, vol 2779, pp 319-333, Springer-Verlag, 2003.
- [15] A.J. Elbirt, W. Yip, B. Chetwynd, C. Paar, *An FPGA Implementation and Performance Evaluation of the AES Block Cipher Candidate Algorithm Finalists*, in the proceedings of the Third AES Candidate Conference, April 13-14 2000, New York, USA.
- [16] B. Weeks, M. Bean, T. Rozyłowicz, C. Ficke, *Hardware Performance Simulations of Round 2 Advanced Encryption Standard Algorithms*, NSA Final Report on AES candidates, available from <http://csrc.nist.gov/CryptoToolkit/aes/round2/NSA-AESfinalreport.pdf>
- [17] P. Kocher, J. Jaffe, B. Jun, *Differential Power Analysis*, in the proceedings of CRYPTO 99, Lecture Notes in Computer Science 1666, pp 398-412, Springer-Verlag.
- [18] L. Goubin, J. Patarin, *DES and Differential Power Analysis: The Duplication Method*, in the proceedings of CHES 1999, Lecture Notes in Computer Science 1717, pp 158-172, Springer-Verlag.
- [19] S. Chari et al., *Towards Sound Approaches to Counteract Power-Analysis Attacks*, in the proceedings of CRYPTO 1999, Lecture Notes in Computer Science 1666, pp 398-412, Springer-Verlag.
- [20] S. Chari, J. Rao, P. Rohatgi, *Template Attacks*, in the proceedings of CHES 2002, Lecture Notes in Computer Science 2523, pp 13-28, Springer-Verlag.

## APPENDIX

All the implementation results provided in this paper were obtained using Xilinx Virtex-II devices [2]. In general, FPGAs may be viewed as a "sea" of programmable logic gates where the logic, but also the routing are user programmable. This section briefly describes these components.

The main element of the Xilinx Virtex-II devices is the Configurable Logic Block (CLB) that is made up of two slices, each one divided into two Logic Cells (LC). An LC includes a 4-input function generator, carry logic and a storage element. The output from the function generator in each LC drives both the CLB output and the D input of the flip-flop. Figure 6 shows a simplified view of a single slice.

Virtex-II function generators are implemented as 4-input LUTs that can also provide a 16×1-bit synchronous RAM or a 16-bit shift register. In addition, the F5 multiplexer in each slice combines the LUT outputs. This combination provides a function generator that implements any 5-input function, a 4:1 multiplexer, a 32 × 1-bit synchronous RAM or selected functions of up to nine bits. Similarly, the F6 multiplexer combines the outputs of all four LUTs in the CLB by selecting one of the F5-multiplexer outputs. Finally, the arithmetic logic includes fast carry chains and additional logic gates (e.g. XORCY) to improve the efficiency of adder/multiplier implementations.




Fig. 6. The Virtex-II slice.

Virtex-II FPGAs also incorporate several large RAM Blocks (RAMB). These ones complement the distributed LUT implementations of RAMs. Every block is a fully synchronous dual-ported RAM with independent control signals for each port. The data widths of the two ports can be configured independently.