GTU-C312 Operating System Implementation Report

Course: CSE 312 - Operating Systems

Project: CPU Simulator and Operating System Implementation

Date: June 2025

Author: Helin Saygılı ID:240104004980

Executive Summary

This report documents the implementation of a complete CPU simulator and operating system for the hypothetical GTU-C312 architecture. The project successfully implements a custom instruction set architecture (ISA), a cooperative multitasking operating system, and multiple application threads including sorting, searching, and mathematical computation algorithms.

The implementation consists of two main components:

- CPU Simulator (cpu.py): A Python-based simulator that executes GTU-C312 instructions
- Operating System (os.gtu): A cooperative OS written in GTU-C312 assembly language

While the project faced significant challenges in OS implementation, it demonstrates a solid understanding of CPU architecture, instruction execution, memory management, and basic operating system concepts.

Project Overview

Objectives

The primary objectives of this project were to:

- 1. Design and implement a CPU simulator for the GTU-C312 architecture
- 2. Create a cooperative multitasking operating system
- 3. Implement thread scheduling and context switching
- 4. Develop application threads for sorting, searching, and computation
- 5. Provide comprehensive debugging and monitoring capabilities

Key Features Implemented

- Complete GTU-C312 Instruction Set: All 15 instructions properly implemented
- Memory Management: 20,000-address memory space with protection mechanisms
- Thread Management: Support for up to 10 concurrent threads
- System Calls: PRN, YIELD, and HLT system calls
- **Debug Modes**: Four different debug levels for development and testing
- Output Logging: Comprehensive execution tracing and memory state logging

System Architecture

Memory Layout

The GTU-C312 architecture uses a unified memory model with specific address ranges:

```
Address Range | Purpose | Access Level 0-20 | CPU Registers & OS Data | Kernel Only 21-999 | OS Code & Data | Kernel Only 1000-1999 | Thread 1 Data & Code | User/Kernel 2000-2999 | Thread 2 Data & Code | User/Kernel 3000-3999 | Thread 3 Data & Code | User/Kernel | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... | ... |
```

CPU Registers

The CPU uses memory-mapped registers instead of traditional registers:

Address	Register	Purpose
0	Program Counter (PC)	Current instruction address
1	Stack Pointer (SP)	Stack top address
2	System Call Result	Return values from system calls
3	Instruction Count	Total instructions executed
4-20	Reserved	Future use and OS variables

CPU Implementation

Core CPU Class Structure

The GTUC312CPU class implements the complete CPU simulator with the following key components:

```
class GTUC312CPU:
    def __init__(self, debug_mode: int = 0):
        self.memory = [0] * 20000  # 20K memory space
        self.registers = [0] * 10  # CPU registers
```

Instruction Set Implementation

The CPU implements all 15 GTU-C312 instructions:

Memory Operations

- **SET B A**: Direct memory assignment
- **CPY A1 A2**: Direct memory copy
- CPYI A1 A2: Indirect memory copy
- **CPYI2 A1 A2**: Double indirect copy (optional)

Arithmetic Operations

- ADD A B: Add immediate value to memory
- ADDI A1 A2: Add memory contents
- SUBI A1 A2: Subtract memory contents

Control Flow

- **JIF A C**: Conditional jump (if ≤ 0)
- CALL C: Subroutine call with stack
- **RET**: Return from subroutine

Stack Operations

- **PUSH A**: Push to stack
- **POP A**: Pop from stack

System Operations

- **HLT**: Halt CPU execution
- **USER A**: Switch to user mode
- SYSCALL: System call interface

Memory Protection

The CPU implements a two-level protection system:

```
def _check_memory_access(self, addr: int, access_type: str):
    if not self.kernel_mode and addr < 100:
        # Thread attempted to access protected memory
        self.output_manager.log_error(f"Thread {self.current_thread})
attempted to access protected memory at {addr}")
    # Terminate the thread
    self.thread_states[self.current_thread] = ThreadState.DONE
    return False</pre>
```

Operating System Design

Thread Management Architecture

The OS maintains a comprehensive thread table structure:

```
# Thread Table Entry Format (6 words per thread)
# Thread 1 starts at address 21
21 1  # Thread ID
22 0  # State (0=READY, 1=RUNNING, 2=BLOCKED)
23 1000  # Program Counter
24 1900  # Stack Pointer
25 1000  # Start Address
26 0  # Instruction Count
```

Thread States

The system implements four thread states:

```
class ThreadState(Enum):
   DONE = 0  # Thread completed
   READY = 1  # Ready to run
   RUNNING = 2  # Currently executing
   BLOCKED = 3  # Waiting for I/O
```

Scheduler Implementation

The OS implements a round-robin scheduler with cooperative multitasking:

System Call Implementation

The OS supports three primary system calls:

- 1. **SYSCALL YIELD**: Cooperative thread yielding
- 2. SYSCALL PRN: Print with 100-instruction blocking
- 3. SYSCALL HLT: Thread termination

Thread Implementation

Thread 1: Bubble Sort Algorithm

Implements the classic bubble sort algorithm for sorting an array of 10 elements:

```
# Thread 1: Bubble Sort
1000 SET 0 1011  # i = 0
1001 CPYI 1000 1012  # n = mem[1000]
1002 SUBI 1012 1  # n-1
1003 JIF 1011 1050  # if i >= n-1 goto end
# ... sorting logic ...
1050 SYSCALL YIELD
```

Data Set: [64, 34, 25, 12, 22, 11, 90, 88, 76, 50]

Thread 2: Linear Search Algorithm

Implements linear search to find a target value in an array:

```
# Thread 2: Linear Search
2000 SET 0 2012  # i = 0
2001 CPYI 2000 2013  # n = mem[2000]
2002 CPYI 2001 2014  # key = mem[2001]
# ... search logic ...
2021 SYSCALL YIELD
```

Search Parameters: Target value = 5, Array = [64, 34, 25, 12, 22, 11, 5, 88, 76, 50]

Thread 3: Factorial Calculation

Computes factorial of a given number with progress printing:

```
# Thread 3: Factorial
3000 CPYI 3002 8  # counter = mem[3002]
3001 CPYI 3000 9  # n = mem[3000]
# ... factorial logic ...
3006 SYSCALL PRN  # Print intermediate result
3010 SYSCALL PRN  # Print final result
```

Computation: Factorial of 5 (5! = 120)

Challenges and Solutions

Challenge 1: Complex Instruction Parsing

Problem: The GTU-C312 instruction format required careful parsing of mixed data types (addresses, immediate values, labels).

Solution: Implemented a robust parsing system with error handling:

```
def _load_instruction_line(self, line: str):
    clean line = line.split('#')[0].strip()
```

```
if not clean_line:
    return
parts = clean_line.split(None, 1)
if len(parts) >= 2:
    try:
        addr = int(parts[0])
        instruction = parts[1].strip()
        self.instructions[addr] = instruction
    except ValueError as e:
        print(f"Warning: Invalid instruction line: {line} - {e}")
```

Challenge 2: Context Switching Implementation

Problem: Implementing proper context switching between threads while maintaining thread state consistency.

Solution: Developed a comprehensive thread state management system:

```
def _save_thread_state(self):
    if self.current_thread > 0:
        base_addr = 20 + (self.current_thread - 1) * 6
        self.memory[base_addr + 2] = self.get_pc()
        self.memory[base_addr + 3] = self.get_sp()
        self.memory[base_addr + 5] += 1
        self.memory[base_addr + 1] = ThreadState.READY.value
```

Challenge 3: Operating System Logic Complexity

Problem: The OS scheduler logic in GTU-C312 assembly became extremely complex, leading to logical errors and infinite loops.

Issues Encountered:

- Complex address calculations for thread table access
- Difficulty in debugging assembly-level logic
- Intricate control flow management
- Memory address management errors

Attempted Solutions:

- Used AI assistance for code generation and debugging
- Implemented step-by-step debugging modes
- Created comprehensive logging systems
- Simplified scheduler logic multiple times

Current Status: Despite extensive efforts and AI assistance, the OS implementation contains logical errors that prevent successful execution. The CPU simulator works correctly in isolation, but the integrated OS+threads system encounters runtime issues.

Challenge 4: Memory Management Complexity

Problem: Managing memory layout and ensuring proper isolation between kernel and user spaces.

Solution: Implemented memory protection mechanisms and clear address space separation.

Testing and Validation

CPU Instruction Testing

Each instruction was individually tested to ensure correct behavior:

```
# Example test for SET instruction
def test_set_instruction():
    cpu = GTUC312CPU()
    cpu.instructions[0] = "SET 42 100"
    cpu.execute_single()
    assert cpu.memory[100] == 42
    assert cpu.get pc() == 1
```

Memory Protection Testing

Verified that user mode threads cannot access kernel memory:

```
def test_memory_protection():
    cpu = GTUC312CPU()
    cpu.kernel_mode = False
    cpu.current_thread = 1
    # Attempt to access protected memory should fail
    result = cpu._check_memory_access(50, "read")
    assert result == False
```

System Integration Testing

Successful Tests:

- Individual instruction execution
- Basic program execution without OS
- Memory protection mechanisms
- Debug mode functionality
- Output logging system

Failed Tests:

- Complete OS integration
- Thread scheduling and context switching
- Multi-threaded execution
- System call handling in OS context

Screenshots and Output Analysis

Figure 1.a "Debug Mode 2 Testing"




Figure 1.b "Set Function Test Without OS"

Pro	blems	Output	Del	bug Cor	nsole	Termin	al Po	orts										∑ zsl	h +	- ~	Ш	ŵ	 ^	×
Reg Reg Reg	tial PC isters: isters: isters: isters: isters:	R0=0, R0=0, R0=0, R0=0,	R1=0, R1=0, R1=0, R1=0,	R2=0, R2=0, R2=0, R2=0,	R3=0, R3=0, R3=0,	R4=0, R4=0, R4=0,	R5=0, R5=0, R5=0,	R6=0, R6=0, R6=0,	R7=0, R7=0, R7=0,	R8=0, R8=0, R8=0,	R9=0 R9=0 R9=0													
	Thread State			SP S	start	Instr																		
1	READY		0	0	0	0																		
2			0	0	0	0																		
3	READY		0	0	0	0																		
4	READY		0 0	0	0	0																		
5	READY		0	0	0	0																		
6	READY		0	0	0	0																		
7	READY		0	0	0	0																		
8	READY		0	0	0	0																		
9	READY		0	0	0	0																		
10	READY		0	0	0	0																		
===		=====																						
	isters:							R6=0,	R7=0,	R8=0,	R9=0													
	Runtime																							
-0	Output :	sessio	n save	d to:	output	s/threa	ad_lin	earsea	rch_3_	2025-0	6-05_2	2–15	5-05.	.txt										

Figure 1.c "Testing Debug Mode 3 with 1 thread"

Example Program Without Os

test_cpy.gtu

Begin Data Section

0 10

101 55

102 0

End Data Section

Begin Instruction Section

10 CPY 101 102

11 SYSCALL HLT

End Instruction Section

```
Program loaded successfully: test_cpy.gtu
   Initial PC: 10, SP: 0
   [0000] PC:0010 | CPY 101 102
   [0001] PC:0011 | SYSCALL HLT
   ______
   EXECUTION COMPLETED
   ______
10
   Total Instructions Executed: 2
11
   Context Switches: 0
12
   Final PC: 11
13
   End Time: 2025-06-05 17:32:40 UTC
14
   *** === FINAL MEMORY STATE ===
17
   Non-zero memory locations: 3
   _____
   [0000] = 11
20
   [0101] = 55
21
   [0102] = 55
22
```

Debug Mode Output Examples

Debug Mode 0: Final Memory State

Debug Mode 1: Instruction Tracing

```
[0001] PC:0000 | SET 10 1000
[0002] PC:0001 | CPY 1000 1001
[0003] PC:0002 | ADDI 1001 1002
[0004] PC:0003 | SYSCALL YIELD
```

Debug Mode 2: Step-by-step Execution

```
Press Enter to continue...
PC: 100, SP: 1000
Current Thread: 0
```

Instructions: 15
Context Switches: 2

Debug Mode 3: Thread Table Monitoring

===	Thread	Table ==	=		
ID	State	PC	SP	Start	Instr
1	READY	1000	1900	1000	0
2	READY	2000	2900	2000	0
3	READY	3000	3900	3000	0
4	BLOCKEI	4000	4900	4000	0

Error Analysis

Common error patterns encountered during OS execution:

```
ERROR: Runtime error: Invalid PC: 104 (PC: 104) CONTEXT: Thread 1 -> OS (YIELD) ERROR: Thread 1 attempted to access protected memory at 21 \,
```

Lessons Learned

Technical Insights

- 1. **Instruction Set Design**: Simple instruction sets can be surprisingly powerful but require careful implementation of each operation.
- 2. **Memory Management**: Proper memory protection is crucial for system stability and requires both hardware and software cooperation.
- 3. **Context Switching**: Thread context switching involves careful state management and requires atomic operations to maintain consistency.
- 4. **Debugging Complex Systems**: Multi-layered debugging capabilities are essential for complex system development.

Development Process Insights

- 1. **AI-Assisted Development**: While AI tools are helpful for code generation, they require human oversight for complex logic verification.
- 2. **Incremental Testing**: Testing individual components before integration is crucial for identifying issues early.
- 3. **Documentation Importance**: Comprehensive logging and documentation are invaluable for debugging complex systems.

Project Management Insights

- 1. **Scope Management**: The project's complexity exceeded initial estimates, particularly for the OS implementation.
- 2. **Risk Assessment**: Assembly-level programming introduces significant complexity that should be factored into project timelines.

3. **Testing Strategy**: Integration testing should be planned earlier in the development cycle.

Future Improvements

Technical Enhancements

- 1. **OS Debugging**: Implement a specialized debugger for GTU-C312 assembly code to identify and fix OS logic errors.
- 2. **Preemptive Scheduling**: Add timer interrupts to enable preemptive multitasking instead of cooperative scheduling.
- 3. **Enhanced System Calls**: Implement additional system calls for file I/O, memory management, and inter-process communication.
- 4. **Memory Management**: Add virtual memory support with paging and memory allocation services.

Development Process Improvements

- 1. **Unit Testing Framework**: Develop a comprehensive testing framework for GTU-C312 programs.
- 2. Assembly Debugger: Create a dedicated debugger for GTU-C312 assembly language.
- 3. **Performance Profiling**: Add performance monitoring and profiling capabilities.
- 4. Error Recovery: Implement better error handling and recovery mechanisms.

Conclusion

This project successfully demonstrates the implementation of a complete CPU simulator for the GTU-C312 architecture, including comprehensive instruction set support, memory management, and debugging capabilities. The CPU simulator portion of the project is fully functional and meets all specified requirements.

However, the project also highlights the significant complexity involved in operating system implementation, even for simplified cooperative systems. Despite extensive efforts and AI assistance, the OS implementation contains logical errors that prevent successful execution of the complete system.

Key Achievements

- Complete CPU Implementation: All 15 GTU-C312 instructions properly implemented
- 2. **Memory Protection**: Functional kernel/user mode separation
- 3. Comprehensive Debugging: Four debug modes with detailed logging
- 4. **Thread Design**: Well-structured thread implementations for sorting, searching, and computation

5. **System Architecture**: Sound design principles for memory layout and system organization

Areas for Improvement

- 1. **OS Logic Verification**: The scheduler and context switching logic requires debugging and correction
- 2. **Integration Testing**: More comprehensive testing of the integrated system
- 3. Error Handling: Better error recovery and fault tolerance

Educational Value

This project provided valuable hands-on experience with:

- Low-level system programming
- CPU architecture and instruction set design
- Operating system concepts and implementation
- Memory management and protection
- Thread management and scheduling
- System call interfaces
- Debugging complex systems

Despite the challenges encountered, this project successfully demonstrates a solid understanding of computer systems architecture and provides a foundation for future work in operating systems development.

Appendix A: Code Structure

Appendix B: Command Line Usage

```
# Debug Mode 0: Run with final memory dump
python3 cpu.py os.gtu -D 0

# Debug Mode 1: Memory state after each instruction
python3 cpu.py os.gtu -D 1

# Debug Mode 2: Step-by-step execution
python3 cpu.py os.gtu -D 2

# Debug Mode 3: Thread table monitoring
python3 cpu.py os.gtu -D 3
```

Appendix C: Memory Map Reference

Address Range	Content	Access
0-20	CPU Registers	Kernel
21-80	Thread Table	Kernel
100-999	OS Code	Kernel
1000-1999	Thread 1 (Bubble Sort)	User/Kernel
2000-2999	Thread 2 (Linear Search)	User/Kernel
3000-3999	Thread 3 (Factorial)	User/Kernel
4000-10999	Threads 4-10 (Inactive)	User/Kernel