```
/*
                         */
  MprgSgdvStruct.h: S G D V
                          ロ プ ログラム構造 体定義
/*
                                                 */
/*
/*
/*
  Rev. 1. 00 : 2011. 09. 19 Y. Tanaka
                           ロ 用 構 造 体 定義 ファイル 作成
/*
/*
  Work Register: WREGBASE address = 08007000h
/*
32 bit registers
typedef struct{
           /* ADR:0x0002: (WREGBASE+004) ; ACRd Integral(Low)
/* ADR:0x0004: (WREGBASE+008) ; ACRq Integral(Low)
DWREG IdIntgl;
DWREG IgIntgl;
           /* ADR:0x0006: (WREGBASE+00C) ; ACRd Filter Output (Low)
DWREG VdFi1;
DWREG VaFil;
          /* ADR:0x0008: (WREGBASE+010) ; ACRq Filter Output (Low)
ACRV;
```

```
16 bit registers
                                                           */
typedef struct{
 SHORT BbSetW:
                        /* ADR:0x000c: (WREGBASE+018); soft BB set(BBSET)
                                                                                    */
                       /* ADR:0x000d: (WREGBASE+01A); fault status(FLTIN)
 SHORT FltStsW;
                         /* ADR:0x000e: (WREGBASE+01C); controll flag/status(CTSTR,CTSTW) */
 SHORT CtrlStsRW;
                       /* ADR:0x0016: (WREGBASE+02C); counter status (FBCSTS)
 SHORT CNTSTS;
                         /* ADR:0x0017: (WREGBASE+02E) ; full closed counter status(FCCST) */
 SHORT FccStsMon;
                         /* ADR: 0x0080: (WREGBASE+100) ; 積 分 飽和フラグ
 SHORT IntglFlg;
STSFLG;
/*-
     counter
                      用のため
//<0.02>delete 未
//typedef struct{
// SHORT NCnt;
                       /* ADR:0x0018: (WREGBASE+030); FB count
// SHORT DNCnt;
                       /* ADR:0x0019: (WREGBASE+032); dNCNT
//} CNTV;
     voltage FF
typedef struct{
 SHORT LdC;
                      /* ADR:0x001a: (WREGBASE+034); Ld * omega
                     /* ADR:0x001b: (WREGBASE+036) ; Lq * omega
 SHORT LaC;
                     /* ADR:0x001c: (WREGBASE+038); Phi * omega
 SHORT MagC;
                         /* ADR:0x0027: (WREGBASE+04E) ; Vd output voltage
 SHORT VdOut;
 SHORT VaOut;
                         /* ADR:0x0028: (WREGBASE+050); Vg output voltage
 SHORT VdComp;
                       /* ADR:0x0029: (WREGBASE+052); Vd compensation data
                       /* ADR:0x002a: (WREGBASE+054); Vg compensation data
 SHORT VaComp;
 SHORT VuOut;
                         /* ADR:0x002b: (WREGBASE+056); vu output data (to PWM)
                         /* ADR:0x002c: (WREGBASE+058); vv output data (to PWM)
 SHORT VvOut;
                         /* ADR:0x002d: (WREGBASE+05A); vw output data (to PWM)
  SHORT VwOut;
 SHORT VdRef;
                        /* ADR:0x0034: (WREGBASE+068); vdref
                                                                           */
                       /* ADR:0x0035: (WREGBASE+06A); vgref
 SHORT VaRef;
                                                                           */
```

```
/* ADR:0x0074: (WREGBASE+0E8); 電 圧 指 令 ベ クトル最大値(8192* 1.27) <V531> *//* ADR:0x0075: (WREGBASE+0EA); 電 圧 指 令 ベ クトル(√(VdOut^2+VqOut^2)) <V531> */
 SHORT Vmax2;
 SHORT V12;
\ VCMPV;
/*---
typedef struct{
                      /* ADR:0x001d: (WREGBASE+03A); sin theta
 SHORT SinT;
                      /* ADR:0x001e: (WREGBASE+03C); cos theta
 SHORT CosT;
                        /* ADR: 0x001f: (WREGBASE+03E); sin(theta + 2pi/3)
 SHORT SinT2;
                       /* ADR: 0x0020: (WREGBASE+040); cos(theta + 2pi/3)
 SHORT CosT2;
                       /* ADR:0x0021: (WREGBASE+042) ; sin(theta - 2pi/3)
 SHORT SinT3;
                       /* ADR:0x0022: (WREGBASE+044) ; cos(theta - 2pi/3)
 SHORT CosT3;
SINTBL;
/*-
     for notch filter output
                                                                */
                      /* ADR:0x0036: (WREGBASE+06C); Filter1 output (Low)
      TQ01L;
                                                                               ; <V388> 削
                   /* ADR:0x0037: (WREGBASE+06E); Filter1 output (High)
     IQ01;
                                                                               ; 〈V388〉 削
                      /* ADR:0x0038: (WREGBASE+070) ; Filter2 output (Low)
     IQ02L;
                                                                               ; <V388> 削
                    /* ADR:0x0039: (WREGBASE+072); Filter2 output (High)
                                                                               ; <V388> 削
     IQ02;
     for notch filter1/2 work(input previous)
                                                                        ; <V388> 削 除
                    /* ADR:0x003a: (WREGBASE+074); previous IQIN
     IQIP;
                                                                         ; <V388> 削 除 */
                      /* ADR:0x003b: (WREGBASE+076); previous IQIP
     IQIPP;
                     /* ADR:0x003c: (WREGBASE+078); previous IQ01
                                                                        ; <V388> 削 除
     IQI2P;
                      /* ADR:0x003d: (WREGBASE+07A); previous IQI2P
     TQT2PP;
                                                                            ; <V388> 削 除
     for notch filter1 work(output previous)
                     /* ADR:0x003e: (WREGBASE+07C) ; Filter1 output previous(Low) ; 〈V388〉削 除
     IQO1P;
                     /* ADR:0x003f: (WREGBASE+07E); Filter1 output previous(High); <V388> 削
     for notch filter2 work(output previous)
                     /* ADR:0x0048: (WREGBASE+090) ; Filter2 output previous(Low)
                                                                                      *///110913tanaka21削 除 (未 使 用 のため )
//DWREG IQOP;
```

```
A/D Stop Error detect
typedef struct{
                       /* ADR:0x004c: (WREGBASE+098) ;
 SHORT ADRst;
     A/D Stop Error detect
 SHORT ADERRCNT;
                       /* ADR:0x004d: (WREGBASE+09A); ASIC AD Error Counter
                      /* ADR:0x004e: (WREGBASE+09C); Previous IRIU
 SHORT IRIUP;
 SHORT IRIUCNT;
                       /* ADR:0x004f: (WREGBASE+09E); same IRIU counter
 SHORT IRIVP;
                       /* ADR:0x0050: (WREGBASE+0A0); Previous IRIV
                       /* ADR:0x0051: (WREGBASE+0A2); same IRIV counter
 SHORT IRIVCNT;
ADSTOP;
   reserved
SHORT WREG82;
                     /* ADR:0x0052: Work Register 82
                     /* ADR:0x0053: Work Register 83
SHORT WREG83;
SHORT WREG84;
                     /* ADR:0x0054: Work Register 84
                     /* ADR:0x0055: Work Register 85
SHORT WREG85;
SHORT WREG86;
                     /* ADR:0x0056: Work Register 86
SHORT WREG87;
                     /* ADR:0x0057: Work Register 87
SHORT WREG88;
                     /* ADR:0x0058: Work Register 88
SHORT WREG89;
                     /* ADR:0x0059: Work Register 89
   deferential
//VDDFL, VQDFLは IdDataP, IqDataP と 同 じ レ ジ ス タ
//DWREG WREG90;
                 /* ADR:0x005a: Work Register 90
//#define VDDFL
                 WREG90.1 /*
                 WREG90.s[1] /*
//#define VDDFH
//DWREG WREG92;
                      /* ADR:0x005c: Work Register 92
//#define VQDFL
                 WREG92.1 /*
//#define VQDFH
                 WREG92.s[1] /*
SHORT WREG95;
                     /* ADR:0x005f: Work Register 95
SHORT WREG100;
                     /* ADR:0x0064: (WREGBASE+0C8); Work Register 100
                     /* ADR:0x0065: Work Register 101
SHORT WREG101;
```

```
SHORT WREG102;
                     /* ADR:0x0066: Work Register 102
SHORT WREG103;
                      /* ADR:0x0067: Work Register 103
SHORT WREG104;
                     /* ADR:0x0068: Work Register 104
SHORT WREG109:
                      /* ADR:0x006d: Work Register 109 ←
/* for INT HOST
                     /* ADR:0x0082: (WREGBASE+104); HOST Interrupt Temp0(130)
DWREG HTMPO;
                                                                                  */
DWREG HTMP2;
                     /* ADR:0x0084: HOST Interrupt Temp2(132)
                     /* ADR:0x0086: HOST Interrupt Temp4(134)
DWREG HTMP4;
SHORT HTMP6;
                     /* ADR:0x0088: HOST Interrupt Temp6(136)
SHORT HTMP7;
                     /* ADR:0x0089: HOST Interrupt Temp7(137)
DWREG HTMP8;
                      /* ADR:0x008a: HOST Interrupt Temp8(138)
    for ROUND
                     /* ADR:0x008c: (WREGBASE+118); Work Register 140
SHORT WREG140;
                     /* ADR:0x008d: Work Register 141
SHORT WREG141;
SHORT WREG142;
                     /* ADR:0x008e: Work Register 142
                     /* ADR:0x008f: Work Register 143
SHORT WREG143;
SHORT WREG144;
                      /* ADR:0x0090: Work Register 144
SHORT WREG145;
                     /* ADR:0x0091: Work Register 145
SHORT WREG146;
                     /* ADR:0x0092: Work Register 146
SHORT WREG147;
                      /* ADR:0x0093: Work Register 147
SHORT WREG148;
                     /* ADR:0x0094: Work Register 148
SHORT WREG149;
                      /* ADR:0x0095: Work Register 149
/* for INT AD
DWREG TMPO;
                   /* ADR:0x0096: (WREGBASE+12C)
DWREG TMP2;
                   /* ADR:0x0098: (WREGBASE+130)
                   /* ADR:0x009a: (WREGBASE+134)
DWREG TMP4;
                   /* ADR:0x009c: (WREGBASE+138)
DWREG TMP6;
                   /* ADR:0x009e: (WREGBASE+13C)
DWREG TMP8;
   CPUからの受け取りレジスタ
                                                                           */
```

```
typedef struct{
 SHORT IuOffsetIn;
                        /* ADR:0x00a0: (WREGBASE+140) ; A/D transfer offset for iu
                       /* ADR:0x00a1: (WREGBASE+142); A/D transfer offset for iv
 SHORT IvOffsetIn;
                       /* ADR:0x00a2: (WREGBASE+144) ; A/D transfer gain for iu
 SHORT KeuIn:
                      /* ADR:0x00a3: (WREGBASE+146); A/D transfer gain for iv
 SHORT KcvIn;
 SHORT IdIn;
                     /* ADR:0x00a4: (WREGBASE+148); Id reference
 SHORT IqIn;
                    /* ADR:0x00a5: (WREGBASE+14A) ; Ig reference
                   /* ADR:0x00a6: (WREGBASE+14C) ; PHA input
 SHORT PhaseHIn;
                    /* ADR:0x00a7: (WREGBASE+14E); VEL input
 SHORT VelIn;
  voltage compensation
                         /* ADR:0x00bc: (WREGBASE+178); vdref input
 SHORT VdRefIn;
                  /* ADR:0x00bd: (WREGBASE+17A); varef input
 SHORT VaRefIn;
    Torque Limit
 SHORT TLimPIn;
                   /* ADR:0x00c8: (WREGBASE+190) ; +tlim
 SHORT TLimMIn;
                   /* ADR:0x00c9: (WREGBASE+192) ; -tlim
ADINV;
     static variable
typedef struct{
 SHORT Kcu; /* ADR:0x0011: (WREGBASE+022) ; A/D transfer gain for iu
               /* ADR:0x0012: (WREGBASE+024) ; A/D transfer gain for iv
 SHORT Kev:
     for over modulation
                   /* ADR:0x004a: (WREGBASE+094); Over modulation gain/offset
 SHORT Kmod;
 SHORT Kvv;
                     /* ADR:0x004b: (WREGBASE+096); AVR
                    /* ADR:0x00a8: (WREGBASE+150); Current conversion Gain
 SHORT Kc;
                    /* ADR:0x00a9: (WREGBASE+152); d axis Inductance
 SHORT Ld;
 SHORT La;
                    /* ADR:0x00aa: (WREGBASE+154); g axis Inductance
 SHORT Mag;
                    /* ADR:0x00ab: (WREGBASE+156); Magnetic flux (Phi)
                    /* ADR:0x00ac: (WREGBASE+158); d axis propotion gain (PI control) */
 SHORT KdP;
```

```
SHORT KaP;
                    /* ADR: 0x00ad: (WREGBASE+15A); q axis propotion gain (PI control)
SHORT KdI;
                    /* ADR:0x00ae: (WREGBASE+15C); d axis integral time (gain)
                                                                                     */
SHORT KaI;
                    /* ADR:0x00af: (WREGBASE+15E); q axis integral time (gain)
                                                                                      */
                      /* ADR:0x00b0: (WREGBASE+160); d axis integral limit
SHORT VdLim;
                      /* ADR:0x00b1: (WREGBASE+162); q axis integral limit
SHORT VqLim;
                      /* ADR:0x00b2: (WREGBASE+164); Voltage Compasation gain
SHORT KvvIn;
SHORT OnDelayLv1;
                          /* ADR:0x00b3: (WREGBASE+166); On delay change level(97.5.26 mo) */
SHORT Tfil;
                    /* ADR:0x00b4: (WREGBASE+168); Filter time constant
                    /* ADR:0x00b5: (WREGBASE+16A); voltage limit data (Vmax^2)
SHORT Vmax;
SHORT OnDelayComp;
                        /* ADR:0x00b6: (WREGBASE+16C); On-delay compensation
SHORT CtrlSw;
                      /* ADR:0x00b7: (WREGBASE+16E); Control Flag
SHORT CrFreq;
                      /* ADR:0x00b8: (WREGBASE+170); carrier freq reference(change while BB) */
                  /* ADR:0x00b9: (WREGBASE+172)
                  /* ADR:0x00ba: (WREGBASE+174)
                  /* ADR:0x00bb: (WREGBASE+176)
                                                       */
    notch1
SHORT Kf11;
                    /* ADR: 0x00be: (WREGBASE+17C)
SHORT Kf12;
                    /* ADR: 0x00bf: (WREGBASE+17E)
SHORT Kf13;
                    /* ADR:0x00c0: (WREGBASE+180)
SHORT Kf14;
                    /* ADR:0x00c1: (WREGBASE+182)
    notch2
                                                       */
SHORT Kf21;
                    /* ADR:0x00c2: (WREGBASE+184)
SHORT Kf22;
                    /* ADR:0x00c3: (WREGBASE+186)
SHORT Kf23;
                    /* ADR:0x00c4: (WREGBASE+188)
                    /* ADR:0x00c5: (WREGBASE+18A)
SHORT Kf24;
    notch3
                                                       */
SHORT Kf31;
                    /* ADR:0x0069: (WREGBASE+0D2)
SHORT Kf32;
                    /* ADR:0x006a: (WREGBASE+0D4)
SHORT Kf33;
                    /* ADR:0x006b: (WREGBASE+0D6)
SHORT Kf34;
                    /* ADR: 0x006c: (WREGBASE+0D8)
```

```
LPF
                                                       */
 SHORT TLpf;
                      /* ADR:0x00c6: (WREGBASE+18C) ; LPF1 gain
 SHORT TLpf2;
                        /* ADR:0x00c7: (WREGBASE+18E) ; LPF2 gain
                                                                               */
 SHORT MotResist;
                          /* ADR:0x00ca: (WREGBASE+194) ; Moter resistance(r1/I BASE*V BASE) */
                          /* ADR:0x00cb: (WREGBASE+196); OnDelay Comp. slope gain
 SHORT OnDelaySlope;
                      /* ADR:0x00cc: (WREGBASE+198) ;
                                                                         */
    --;
                      /* ADR: 0x00cd: (WREGBASE+19A)
                        /* ADR:0x00ce: (WREGBASE+19C) ;
 SHORT L dIdt;
 SHORT FccRst;
                        /* ADR:0x00cf: (WREGBASE+19E) ; FCCST Reset (for TEST)
INTADP;
typedef struct{
                        /* ADR:0x000f: (WREGBASE+01E); A/D transfer offset for iu
 SHORT IuOffset;
                        /* ADR:0x0010: (WREGBASE+020) ; A/D transfer offset for iv
 SHORT IvOffset;
                          /* ADR:0x0023: (WREGBASE+046) ; iu input data (from A/D)
 SHORT IuInData;
                                                                                         */
                          /* ADR:0x0024: (WREGBASE+048) ; iv input data (from A/D)
 SHORT IvInData;
 SHORT IdInData;
                          /* ADR:0x0025: (WREGBASE+04A); Id Input
 SHORT IgInData;
                          /* ADR:0x0026: (WREGBASE+04C); In Input
                    /* ADR:0x002e: (WREGBASE+05C) ;
 SHORT CrFreqW;
                          /* ADR:0x002f: (WREGBASE+05E); Carrier freq Now
                          /* ADR:0x0030: (WREGBASE+060); Iu reference (for dead-time cmp)
 SHORT IuOut;
                          /* ADR:0x0031: (WREGBASE+062); Iv reference (for dead-time cmp)
 SHORT IvOut;
                      /* ADR:0x0032: (WREGBASE+064) ; V1( = SQRT(VdOut^2+VqOut^2) )
 SHORT V1;
                      /* ADR:0x0033: (WREGBASE+066) ; Central voltage
 SHORT Vcent;
   for LPF
                                                         */
 DWREG IqOut1Lpf;
                            /* ADR:0x0040: (WREGBASE+080); LPF1 Output (Low)
                                                                                       */
```

```
DWREG IgOut2Lpf;
                          /* ADR:0x0042: (WREGBASE+084); LPF2 Output (Low)
SHORT IaRef;
                      /* ADR:0x0044: (WREGBASE+088); Ig Reference after limit(5/23)
SHORT TLimP;
                      /* ADR:0x0045: (WREGBASE+08A)
                                                    ; +t1im 5/23
SHORT TLimM;
                      /* ADR:0x0046: (WREGBASE+08C) ; -t1im 5/23
                                                        */
    for monitor
SHORT IaMon;
                      /* ADR:0x0047: (WREGBASE+08E); IQ monitor
SHORT IdDataP;
                                                          */
                      /*
                                                          */
SHORT IqDataP;
                      /* ADR:0x005e: (OBC)
                                                                     角変換係 数<V013 >
SHORT KEangle;
DWREG IdLfil;
                      /* ADR:0x0060: L(di/dt)フ ィ
DWREG IqLfil;
                      /* ADR:0x0062:
                    ィ ルタ出力 ---
    IqOut3L;
                      /* ADR:0x006e: (WREGBASE+ODC); notch filter output (Low)
                                                                                    ; <V388> 削
                    /* ADR:0x006f: (WREGBASE+ODE); notch filter output (High)
                                                                                  ; 〈V388〉削 除
    IqOut3;
                    ィ ル タ用ワーク ---
    IQI3P;
                    /* ADR:0x0070: (WREGBASE+0E0); previous IQ01
                                                                            ; <V388> 削 除
                                                  ; previous IQI3P
    IQI3PP;
                    /* ADR:0x0071: (WREGBASE+0E2)
                                                                              */
                                                  ; notch filter output previous(Low) ; <V388> 削
    IQO3P;
                    /* ADR:0x0072: (WREGBASE+0E4)
    IQO3PH;
                    /* ADR:0x0073: (WREGBASE+0E6)
                                                  ; notch filter output previous(High); <V388> 削 除 */
                  /* ADR:0x0076: (WREGBASE+0EC)
                  /* ADR:0x0077: (WREGBASE+0EE)
                                                                  */
                  /* ADR:0x0078: (WREGBASE+0F0)
                  /* ADR:0x0079: (WREGBASE+0F2)
                  /* ADR:0x007a: (WREGBASE+0F4)
                  /* ADR:0x007b: (WREGBASE+0F6)
                  /* ADR:0x007c: (WREGBASE+0F8)
                  /* ADR:0x007d: (WREGBASE+0FA)
                  /* ADR:0x007e: (WREGBASE+0FC)
                  /* ADR:0x007f: (WREGBASE+0FE)
                  /* ADR:0x0081: (WREGBASE+102)
```

```
<V224>
   for axis q monitor
                                         外 乱
SHORT IqDistIn;
                     /* ADR:0x0200: a軸
                                                                          ADDR = 08007400 */
                                         外電
                                             乱トルク
SHORT InDist;
                     /* ADR:0x0201: a輔
                                                                       ADDR = 08007402 */
                /* ADR:0x0202: q軸
/* ADR:0x0203: q軸
                                            流
                                                指 令 モ ニ タ(フィル タ 後 ) ADDR = 08007404 */
SHORT IgMonFil;
                                        電流指令(外
                                                              乱トルク加算後)
                                                                                         ADDR = 08007406 */
SHORT IgOfRef;
   for notch filter1
                             <V388>
DWREG IqOut1L;
                       /* ADR:0x0250: filter1 output (Low)
                                                                     ADDR = 080074A0 */
                  /* ADR:0x0252: filter1 output 1delay(Low)
DWREG IgOut1PL;
                                                                       ADDR = 080074A4 */
                       /* ADR:0x0254: filter1 output 2delay(Low)
DWREG IgOut1PPL;
                                                                       ADDR = 080074A8 */
DWREG IgIn1PL;
                       /* ADR:0x0256: filter1 input 1delay(Low)
                                                                        ADDR = 080074AC */
                       /* ADR:0x0258: filter1 input 2delay(Low)
DWREG IaIn1PPL;
                                                                         ADDR = 080074B0 */
// IQ01;
                   /* ADR:0x026a: filter1 output(short type)
                                                                   ADDR = 080074B4 // \langle V502 \rangle */
                   /* ADR:0x025a: filter1 output(short type)
                                                                   ADDR = 080074B4 // \langle V502 \rangle */
SHORT IQ01;
                  /* ADR:0x025c: filter1 output buffer(Low)
DWREG IgOut1BufL;
                                                                       ADDR = 080074B8 // \langle V502 \rangle */
   for notch filter2
DWREG IqOut2L;
                    /* ADR:0x0260: filter2 output (Low)
                                                                     ADDR = 080074C0 */
                  /* ADR:0x0262: filter2 output 1delay(Low)
DWREG IgOut2PL;
                                                                       ADDR = 080074C4 */
DWREG IqOut2PPL;
                     /* ADR:0x0264: filter2 output 2delay(Low)
                                                                       ADDR = 080074C8 */
DWREG IgIn2PL;
                       /* ADR:0x0266: filter2 input 1delay(Low)
                                                                        ADDR = 080074CC */
                     /* ADR:0x0268: filter2 input 2delay(Low)
DWREG IaIn2PPL;
                                                                       ADDR = 080074D0 */
                                                                   ADDR = 080074D4 */
SHORT IQO2;
                   /* ADR:0x026a: filter2 output(short type)
                  /* ADR:0x026c: filter2 output buffer(Low)
                                                                   ADDR = 080074D8 // \langle V502 \rangle */
DWREG IqOut2BufL;
   for notch filter3
                       /* ADR:0x0270: filter3 output (Low)
                                                                     ADDR = 080074E0 */
DWREG IgOut3L;
                       /* ADR:0x0272: filter3 output 1delay(Low)
                                                                       ADDR = 080074E4 */
DWREG IqOut3PL;
DWREG IgOut3PPL;
                       /* ADR:0x0274: filter3 output 2delay(Low)
                                                                       ADDR = 080074E8 */
DWREG IqIn3PL;
                       /* ADR:0x0276: filter3 input 1delay(Low)
                                                                        ADDR = 080074EC */
DWREG IgIn3PPL;
                     /* ADR:0x0278: filter3 input 2delay(Low)
                                                                       ADDR = 080074F0 */
SHORT IqOut3;
                     /* ADR:0x027a: filter3 output(short type)
                                                                     ADDR = 080074F4 */
DWREG IqOut3BufL;
                       /* ADR:0x027c: filter3 output buffer(Low)
                                                                       ADDR = 080074F8
                                                                                        // <V502> */
```

```
INTADV;
typedef struct{
                               下位16 bit值
 USHORT Low;
                      /* 引
                              上位16 bit値
 USHORT High;
                       /* 平 方
                                   演算用 16 b i t ワ ークレジスタ0
 USHORT uswk0;
                            方方方
 USHORT uswk1;
                       /* 平
                                   演算用 16 b i t ワ ークレジスタ1
                       /* <u>苹</u>
                               根
                                        16 b i t ワ ークレジスタ3
 USHORT uswk3;
                             方方
                       /* 平
/* 平
                                根
                                        16bitワークレジスタ4
 USHORT uswk4;
                               根
 USHORT uswk5;
                                   演算用
                                        16bit ワ ークレジスタ5
                            方
 USHORT uswk6;
                                   演算用 16 b i t ワ ークレジスタ6
                           方
                              根 演算用 3 2 b i t ワ ークレジスタ0
 ULONG ulwk0;
                      /* 平 方 根 演算用 3 2 b i t ワ ークレジスタ2
 ULONG ulwk2;
 DWREG tmp0;
                    /* 平 方 根 演算用16/32bitワークレジスタ0
} SQRTWK;
typedef struct{
 SHORT swk0;
                          流
                               御用16bitワ ークレジスタ0
                    /* 電
                          流
                               御用16 bit ワ ークレジスタ1
 SHORT swk1;
                    /* 電
                          流
                                          ワ ークレジスタ2
 SHORT swk2;
                    /* 電
                          流
                                          ワ ークレジスタ3
 SHORT swk3;
                               御用1 6 b i t
                          流
                    /* 電
                               御用16bitワ ークレジスタ4
 SHORT swk4;
                          流
                    /* 電
 SHORT swk5;
                    /* 電
                          流
 SHORT swk6;
                                          ワ
                    /* 電
                          流
                               御用16bitワ ークレジスタ7
 SHORT swk7;
                    /* 電
                          流
 SHORT swk8;
 CSHORT* pCtbl;
                       /* 電
                                            ーブルポ
                          流
 LONG lwk0;
                    /* 電
                                             ークレジスタ0
                    /* 電
                          流
 LONG lwk1;
                                          ワ
                          流
                    /* 電
                                             ークレジスタ2
 LONG 1wk2;
                          流
 LONG lwk4;
                                          ワ
                          流
                               御用3 2 b i t
 LONG 1wk6;
                    /* 電
                                          ワ
                    /* 電
                         流
                               御用3 2 b i t ワ ークレジスタ8
 LONG lwk8;
 SQRTWK sqrtwk;
                       /* 平 方 根 演 算
} INTADWK;
```

```
for Current Observer
                                                     */
// パ ラ メ ータ用
typedef struct{
                 /* ADR:0x00d0: Ts/L (オ ブ ザ ー バ 用 パラ メ ー タ ) ADDR = 080071A0 */
 SHORT TsPerL;
                  /* ADR: 0x00d1: g (オ ブ ザ ー バの極 ) ADDR = 080071A2 */
 SHORT Gobs;
                  /* ADR: 0x00d2: 1-R·Ts/L (オ ブ ザ ー バ 用 パ ラ メータ ) ADDR = 080071A4 */
 SHORT RLTs;
                       /* ADR: 0x00d3: フィルタゲイン ADDR = 080071A6 */
 SHORT FilobsGain;
DOBSP;
// 計 算用
typedef struct{
                    /* ADR: 0x00d4: a軸 ロ ー パ ス フ ィルタ変数 ( L ow byte ) ADDR = 080071A8 */
 DWREG LpfIla;
                    /* ADR: 0x00d6: a軸 ハ イ パ ス フィルタ変数 ( L ow byte ) ADDR = 080071AC */
 DWREG HpfIla;
                     /* ADR: 0x00d8: q軸 オブザーバ出力 ADDR = 080071B0 */
/* ADR: 0x00d9: q軸 振動成分 ADDR = 080071B2 */
 SHORT IgObsOut;
 SHORT IqObsFreq;
                    /* ADR: 0x00da: d軸 ロ ー パ ス フィルタ変数 ( L ow byte ) ADDR = 080071B4 */
 DWREG LpfIld;
                    /* ADR: 0x00dc: d軸 ハ イ パ ス フィルタ変数 ( L ow byte ) ADDR = 080071B8 */
 DWREG HpfIld;
                     /* ADR: 0x00de: d軸 オ ブ ザ ーバ出力 ADDR = 080071BC */
 SHORT IdObsOut;
                    /* ADR: 0x00df: d軸 振 動 成分
                     /* ADR:0x00df: d軸 振 動 成分 ADDR = 080071BE */
/* ADR:0x00e0: 電 流 オ ブ ザ ー バ ダ ンピング ゲ イ ン ADDR = 080071C0 */
 SHORT IdObsFreg;
 SHORT DmpGain;
} DOBSV;
     for Phase Interpolate <V112>
typedef struct{
                  /* ADR:0x000a: (WREGBASE+014); Phase(Low)
 SHORT PHAL:
 SHORT PhaseH;
                   /* ADR:0x000b: (WREGBASE+016); Phase(High)
                     /* ADR:0x0100: 位 相 補 間量
 SHORT PhaseIp;
                                                             ADDR = 08007200 */
                    /* ADR:0x0101: 位 相 補 間 フ ラ グ (0 : しない 、 1 : する) ADDR = 08007202 */
 SHORT PhaseIpF;
                   /* ADR:0x0102: 位 相 補 間量 (CPU→ A S I C受け 渡 し 用) ADDR = 08007204 */
 SHORT PhaseIpIn;
                    /* ADR:0x0103: 位 相 補 間 フラ グ(CP U → A SI C受 け 渡し用) ADDR = 08007206 */
 SHORT PhaseIpFIn;
} PHASEV;
                                               <V720> */
   for Encoder IF
```

```
typedef struct{
 SHORT AmpType;
                    /* ADR:0x0110: Rotary Type or Linear Type
                                                             ADDR = 08007220 */
 DWREG RcvPosX0;
                    /* ADR:0x0112: Motor Encoder Position(受
                                                            位置) Low
                                                                       ADDR = 08007224 *
                                                           位置) Low
                    /* ADR:0x0114: Motor Encoder Position(受
 DWREG RcvPosX1;
                                                                       ADDR = 08007228 * 
                    /* ADR:0x0116: Motor Encoder Position(受
                                                           位置) Low
 DWREG RcvPosX2;
                                                                       ADDR = 0800722C *
 SHORT MotPosSftR;
                      /* ADR:0x0118: Shift Data for Motor Position Cal.
                                                                  ADDR = 08007230 */
                      /* ADR:0x0119: Shift Data for Motor Position Cal. ADDR = 08007232 */
 SHORT MotPosSftX;
 SHORT MotPosSign;
                      /* ADR:0x011a: Sign Data for Motor Position Cal. ADDR = 08007234 */
                                                          ADDR = 08007236 */
                     /* ADR:0x011b: 分 周 出 力 シフト数
 SHORT DivOutSft;
                    /* ADR:0x011c: Motor Encoder Acc. Error Check Low ADDR = 08007238 */
 DWREG AccErrLy;
/*----
                    /* ADR:0x011e: 分 周 出 カパルス Low
                                                        ADDR = 0800723C */
 DWREG DivPls;
                     /* ADR:0x0120: 分 周 出 カゲ イン(リニア) Low
                                                                    ADDR = 08007240 */
 DWREG DivOutGain;
                    /* ADR: 0x0122: 分 周 出 力パ ルス(リニア) Low ADDR = 08007244 */
 DWREG DivPos:
                       /* ADR: 0x0124: 分 周 出 カ パル ス 余り(リニア) Low
                                                                                ADDR = 08007248 */
 DWREG DivPlsRem;
/*----
 SHORT SPGFail;
                    /* ADR: 0x0126: S-PG受 信 失 敗 許容回数
                                                                  ADDR = 0800724C */
 SHORT BitIprm;
                    /* ADR:0x0127: Bit Initial Parameter
                                                            ADDR = 0800724E */
 SHORT BitData;
                      /* ADR:0x0128: Bit Data
                                                        ADDR = 08007250 */
                                                             ADDR = 08007252 */
 SHORT IncPlsReg;
                      /* ADR:0x0129: PAO IncrePulse Output Request
 SHORT PAOSeqCmd;
                     /* ADR:0x012a: PAO Serial Output Sequence ADDR = 08007254 */
                     /* ADR:0x012b: パルス 出力 同 路初期化要求
 SHORT PlsOSetCmd;
                                                                           ADDR = 08007256 */
ENCIFV;
    分 周 パ ル ス 出力関連: HostCPU --> A si c 定周期転送用
                                                                             < V720> */
typedef struct{
 SHORT IncPlsRegIn;
                      /* ADR:0x0130: PAO IncrePulse Output Request
                                                                  ADDR = 08007260 */
 SHORT PAOSeaCmdIn;
                     /* ADR:0x0132: パ ル ス 出 力 回 路初期化要求
 SHORT PlsOSetCmdIn;
                                                                     ADDR = 08007264 */
```

```
/* ADR:0x0133: 分 周 機
                                           能 設定入力
 SHORT DivSetIn;
                                                                 ADDR = 08007266 */
                                                              ADDR = 08007268 */
                    /* ADR:0x0134: パルス変
 SHORT PoSet1In;
                                               換 原点補正1
                     /* ADR:0x0135: パルス変
                                                                   ADDR = 0800726A */
 SHORT PoSet2In;
                                               ン ク レパルス Low
                                                                        ADDR = 0800726C */
 DWREG IncInitPlsIn;
                       /* ADR:0x0136: 初
                                        期 イ ン ク レ パルス余り Lo w ADDR = 08007270 */
                       /* ADR:0x0138: 初
 DWREG IncInitRemIn;
                      /* ADR:0x013a: 加 速 度 チ ェ ッ ク
                                                              始 カウン ト ク リア要求 ADDR = 08007274 */
 SHORT AccCntClrReg;
  Register for Library
                                                  <V720> */
 DWREG Argu0;
                     /* ADR:0x01c0: Argument0
                                                         ADDR = 08007380 */
                    /* ADR:0x01c2: Argument1
                                                      ADDR = 08007384 */
 DWREG Argu1;
                                      SHORT Argu2;
                    /* ADR:0x01c4: Argument2
                    /* ADR:0x01c5: Argument2 High Word
 SHORT Argu2H;
 DWREG Ret0;
                   /* ADR:0x01c6: Return Register
 DWREG Kx;
                   /* ADR:0x01c8: kx
 DWREG Sx;
                  /* ADR:0x01ca: sx
                                                ADDR = 08007398 */
ADDR = 0800739C */
ADDR = 0800739E */
 DWREG IuO;
                  /* ADR:0x01cc: iu[0]
 SHORT Iu1;
                  /* ADR:0x01ce: iu[1]
 SHORT Iu1H;
                  /* ADR:0x01cf: iu[1]
DIVPLSV;
     初期化処理用ワーク
                                                          <V720> */
typedef struct{
                    /* ADR:0x0140: 初期 化 処理用 Work0
                                                                ADDR = 08007280 */
 SHORT IN WKO;
                                        ADDR = 08007282
 SHORT IN WKOH;
                    /* ADR:0x0141: Work0
                                                                 */
 SHORT IN WK1;
                    /* ADR:0x0142: Work1
                                                ADDR = 08007284
                                                                  */
                                         ADDR = 08007286
                    /* ADR:0x0143: Work1
 SHORT IN WK1H;
INITWK;
     @INT ENC用 ワ ー ク
                                                   <V720> */
```

```
typedef struct{
 SHORT EncWk0;
                       /* ADR:0x0144: Encoder Interrup Work0
                                                                      ADDR = 08007288 */
                                             ADDR = 0800728A
 SHORT EncWkOH:
                       /* ADR:0x0145: Work0
                                                                      */
                                             ADDR = 0800728C
ADDR = 0800728E
 SHORT EncWk1;
                       /* ADR:0x0146: Work1
                      /* ADR:0x0147: Work1
 SHORT EncWk1H;
                    /* ADR:0x0148: Encoder Position Data Low ADDR = 08007290 */
/* ADR:0x014a: エ ン コ ー ダ 受 信 チェックフ ラ グ ADDR = 08007294 */
 DWREG RxPos;
 SHORT RxF1g0;
} IENCWK:
   typedef struct{
                     /* 追 加(16/32bi t 兼 用 で 使 っ て い た ワーク レ ジ スタの分離
 USHORT Divuswk;
                      /* ADR:0x0150: 分 周 パ ル ス 更新処理用 Work0
 LONG DivWkO;
                                                                                ADDR = 080072A0 */
                  /* ADR:0x0152: Work1 ADDR = 080072A4 */
 LONG DivWk1;
/*----
                    /* ADR:0x0154: Encoder Position Data Low ADDR = 080072A8 */
/* ADR:0x0156: Motor Encoder Position Low ADDR = 080072AC */
 LONG RxPos0;
 LONG RcvPosX;
                      /* ADR:0x0158: Last Motor Encoder Position Low ADDR = 080072B0 */
 LONG LastRcvPosX;
/*----
                       /* ADR:0x015a: Delta Motor Position Low ADDR = 080072B4 */
 LONG DMotPos;
                        SHORT EncMstErrCnt;
 SHORT AccChkCnt;
                       /* ADR:0x015e: Motor Acc. (2Word)
 LONG MotAcc;
/*----
                           /* ADR:0x0160: 初 期 イ ン ク レ パルス出力 Lo w
 LONG IncInitPls;
                                                                                        ADDR = 080072C0 */

      /* ADR: 0x0162: 分 周 機 能設定
      ADDR = 080072C4 */

      /* ADR: 0x0163: パ ル ス 変 換 原点補正1
      ADR = 080072C6 */

      /* ADR: 0x0164: パ ル ス 変 換 原点補正2
      ADDR = 080072C6 */

      ADDR = 080072C6 */
      ADDR = 080072C8 */

 SHORT DivSetW;
 SHORT PoSet1W;
 SHORT PoSet2W;
                      /* ホ ス ト 割 込み用 16bit ワークレジスタ0
 USHORT uswk;
```

```
/* ホ ス ト 割 込み用 16bit ワークレジスタ1
 SHORT swk0;
                    /* ホ ス ト 割 込み用 16 b i t ワークレジスタ1
 SHORT swk1;
                    /* ホ ス ト 割 込み用
                                            3 2 b i t ワークレジスタ0
 LONG lwk1;
                    /* ホ ス ト 割 込み用
 LONG 1wk2;
                                            3 2 b i t ワークレジスタ1
                    /* ホ ス ト 割 込み用 3 2 b i t ワークレジスタ2
 LONG lwk3;
} IHOSTWK;
     Register for Library
                                                      <V720> */
typedef struct{
                                                       ADDR = 080073A4 */
ADDR = 080073A8 */
ADDR = 080073AC */
ADDR = 080073B0 */
ADDR = 080073C8 */
ADDR = 080073C2
 LONG 1swk1;
                      /* ADR:0x01d2: swk1 for Library
                      /* ADR:0x01d4: swk2 for Library
 LONG 1swk2;
 LONG 1swk3;
                      /* ADR:0x01d6: swk3 for Library
 LONG 1swk4;
                      /* ADR:0x01d8: wk4 for Library
 LONG 1swk10;
                    /* ADR:0x01e4: wk10 for Library
 LONG 1swk11;
                     /* ADR:0x01e6: wkl1 for Library
                    /* 64bit計 算 用 ワ ー クレジスタ
 DLREG dlwk;
                                                                             */
} IPFBWK;
     for Weaken Field <V214>
                                                            */
typedef struct{
//---- CPUから渡される変数 -----
                                                                                 ADDR = 08007600 */
ADDR = 08007602 */
ADDR = 08007604 */
 SHORT WfKpVLIn;
                  /* ADR:0x0300: 電
                                        EF B 比 例 ゲ イン(下位16 bi t)
                                        EFB比 例 ゲ イン(上位16 bi t)
 SHORT WfKpVHIn;
                   /* ADR:0x0301: 電
                      /* ADR:0x0302: 電 圧F B 積 分 ゲ イン(下位16 bi t)
 SHORT WfKiVLIn;
                                                                           ADDR = 08007604 */
ADDR = 08007606 */
ADDR = 08007608 */
ADDR = 0800760A */
                     /* ADR: 0x0303: 電 圧F B 積 分 ゲ イン(上位16 bi t)
/* ADR: 0x0304: 電 圧 指 令 制 限レベル
 SHORT WfKiVHIn;
 SHORT WfV1MaxIn;
                      /* ADR:0x0305: d軸 電 流 指 令 リミット
 SHORT WfIdRefLimIn;
//---- CPUから 初期 化 時 に渡される変数 -- -- -
 SHORT WfIntegLim; /* ADR:0x0306: 電 圧FB積 分 リミット
                                                                    ADDR = 0800760C */
.
//----- マ イ ク ロ で 扱う変数 -----
```

```
/* ADR:0x0013: (WREGBASE+026); Id reference
 SHORT IdOut;
 SHORT IgOut;
                    /* ADR:0x0014: (WREGBASE+028); Ig reference
                                                                    */
                  /* ADR:0x0015: (WREGBASE+02A) ; Velocity (omega)
 SHORT Vel;
                  /* ADR:0x0307:
// 欠 番;
                                                                    ADDR = 08007610 */
                    /* ADR: 0x0308: 電 圧FB比 例 ゲ イン(下位16 bi t)
 DWREG WfKpV;
                    /* ADR: 0x030a: 電 圧F B 積 分 ゲ イン(下位16 bi t)
/* ADR: 0x030c: 電 圧 指 令 制 限レベル
 DWREG WfKiV;
 SHORT WfV1Max;
                                                                    ADDR = 08007618 */
                    /* ADR:0x030d: d軸 電 流 指 令 リミット
                                                                   ADDR = 0800761A */
ADDR = 0800761C */
 SHORT WfIdRefLim;
                    /* ADR:0x030e: q軸 電 圧 指 令 リミット
 SHORT WfVaMax;
// 欠番;
                   /* ADR:0x030f:
                 /* ADR:0x0310: 電 圧F B 積 分値
 DWREG WfIntgl;
                                                               ADDR = 08007620 */
                  /* ADR:0x0312: d軸 電 圧 指令
 SHORT WfVdRef;
                                                               ADDR = 08007624 */
                 /* ADR:0x0313: g軸 電 圧 指令
 SHORT WfVaRef;
                                                              ADDR = 08007626 */
WEAKFV;
     マ イ ク ロ 演 算 部 ソ フトバ ー ジ ョ ン 情 報 : マイクロ演算 部→ホ ストCPU転送用
                                                                                                 < V720> */
               /* ADR:0x0400: ソ フ ト バ ー ジョン情報
/* ADR:0x0401: テ ス ト バ ー ジョン情報
SHORT MswVer;
                                                                    ADDR = 08007800 */
                                                                    ADDR = 08007802 */
SHORT TstVer;
                /* ADR:0x0402: Y 仕 様 バ ー ジョン情報
SHORT YspVer;
                                                                    ADDR = 08007804 */
//#pragma AsicReg end
/*
extern ACRV AcrV;
                                  /* ス テ ー タ スフラグ
extern STSFLG StsFlg;
                                  /* 電 圧 補 償
extern VCMPV VcmpV;
extern SINTBL SinTbl;
                                  /* sinテ ー ブル
                                  /* 電 流 制 御 停 止 エ ラ 一検出用構造体
extern ADSTOP AdStop;
                                 /* ホ ス トC P U 受 け 渡し変数
/* 電 流 割 込 み パラメータ
/* 電 流 割 込 み変数
extern ADINV AdinV;
extern INTADP IntAdP;
extern INTADV IntAdV;
```

```
/* 電 流 割 込 みワーク
extern INTADWK IntAdwk;
                                 /* D軸 オ ブ ザ ー バ 用パラメータ
extern DOBSP DobsP;
                                 /* D軸 オ ブ ザ ー バ用変数
extern DOBSV DobsV;
                                 /* 位 相 演 算 用変数
extern PHASEV PhaseV;
                                 /* エ ン コ ー ダ イ ン /* 分 周 パ ル ス用変数
extern ENCIFV EncIfV;
extern DIVPLSV DivPlsV;
                                 /* 余 り 付 き位 置FB計算
extern IPFBWK IPfbwk;
                                 /* エ ン コ ー ダ 割 込みワーク /* ホ ス ト 割 込 みワーク
extern IENCWK IEncWk;
extern IHOSTWK IHostWk;
                                 /*弱め界磁用変数
extern WEAKFV WeakFV;
```