

# VLSI DESIGN - ASSIGNMENT-3

Vedala Sai Ashok - EE18BTECH11044

December 2020

## 1 Impact of Sizing on Performance

### 1.1 Value of $\beta$ for $V_M = \frac{V_{DD}}{2}$

- Calculating the appropriate  $\beta$  by trial and error method by simulating the circuit for various values of  $\beta$ s.

```
1 * C:\Users\SAI ASHOK\Documents\test_3.cir
2 .include "C:\Users\SAI ASHOK\Documents\TSMC180.lib"
3 .model pch_tt pmos
4 .model nch_tt nmos
5 V1 Vin 0 PULSE(1.8 0 0 0 0 1u 2u 0)
6 M2 Vout Vin 0 0 nch_tt W=0.18u L=0.18u
7 M1 Vout Vin Vdd Vdd pch_tt W=1.2u L=0.18u
8 V2 Vdd 0 dc 1.8V
9 .control
10 dc v1 0.01 1.8 0.01
11 run
12 meas dc vm find vout when vin=vout cross=1
13 plot vout vs vin
14 .endc
15 .end
```

- I have chosen the value of  $\beta$  to be 6.67 to continue with further simulations in this question.

### 1.2 No External Load

- Simulating the variation of propagation delay with scaling for no external load.

```
1 * C:\Users\SAI ASHOK\Documents\test_1b.cir
2 .include "C:\Users\SAI ASHOK\Documents\TSMC180.lib"
3 .model pch_tt pmos
```


```

.model nch_tt nmos
5 V1 Vin 0 PULSE(1.8 0 0 0 0 1n 2n 0)
M2 Vout Vin 0 0 nch_tt W=0.18u L=0.18u
7 M1 Vout Vin Vdd Vdd pch_tt W=1.2u L=0.18u
V2 Vdd 0 dc 1.8V
9 .control
let lh = vector(20)
11 let hl = vector(20)
let delay = vector(20)
13 let s = vector(20)
let loop = 0
15 while loop<20
    let loop = loop + 1
17    alter @M1 W=1.2u*loop
    alter @M2 W=0.18u*loop
19    tran 1p 5n uic
    run
21    *plot vout
    meas tran OP max Vout
23    meas tran IP max Vin
    let vc = 0.5*IP
25    let vd = 0.5*1.8
    meas TRAN Tlh TRIG V(Vin) VAL=vc CROSS=1 TARG V(Vout) VAL=vd
        CROSS=2
27    meas TRAN Thl TRIG V(Vin) VAL=vc CROSS=2 TARG V(Vout) VAL=vd
        CROSS=3
    print loop
29    let lh[loop-1] = Tlh
    let hl[loop-1] = Thl
31    let delay[loop-1] = (Tlh+Thl)/2
    let s[loop-1] = loop
33 end
plot delay vs s
35 wrdata fig2.dat delay vs s
.endc
37 .end

```

- The graph obtained from simulations suggests that propagation delay is almost constant (variations of the order picoseconds) with scaling.

Scaling Factor	Propagation Delay
1	1.13980915e-11
2	1.40667000e-11
3	1.51252790e-11
4	1.57304455e-11
5	1.61057270e-11
6	1.63668215e-11
7	1.65432560e-11
8	1.66849085e-11
9	1.68030630e-11
10	1.69013220e-11
11	1.69855645e-11
12	1.70659515e-11
13	1.71312880e-11
14	1.71900750e-11
15	1.72455125e-11
16	1.72960025e-11
17	1.73413895e-11
18	1.73947970e-11
19	1.74360210e-11
20	1.74799015e-11



### 1.3 External Load of 20pF

- Simulating the variation of propagation delay with scaling for an external load of 20pF.

```

1 * C:\Users\SAI ASHOK\3_1a.cir
  .include "C:\Users\SAI ASHOK\TSMC180.lib"
3 .model pch_tt pmos
  .model nch_tt nmos
5 V1 Vin 0 PULSE(1.8 0 0 0 0 1u 2u 0)
  M2 Vout Vin 0 0 nch_tt W=0.18u L=0.18u
7 M1 Vout Vin Vdd Vdd pch_tt W=1.2u L=0.18u
  V2 Vdd 0 dc 1.8V
9 C Vout 0 20p
  .control
11 let lh = vector(20)
   let hl = vector(20)
13 let delay = vector(20)
   let s = vector(20)
15 let loop = 0
   while loop<20
17   let loop = loop + 1
     alter @M1 W=1.2u*loop

```


```

19  alter @M2 W=0.18u*loop
    tran 1n 5u uic
21  run
    *plot vout
23  meas tran OP max Vout
    meas tran IP max Vin
25  let vc = 0.5*IP
    let vd = 0.5*OP
27  meas TRAN Tlh TRIG V(Vin) VAL=vc CROSS=1 TARG V(Vout) VAL=vd
    CROSS=1
    meas TRAN Thl TRIG V(Vin) VAL=vc CROSS=2 TARG V(Vout) VAL=vd
    CROSS=2
29  print loop
    let lh[loop-1] = Tlh
31  let hl[loop-1] = Thl
    let delay[loop-1] = (Tlh+Thl)/2
33  let s[loop-1] = loop
end
35 plot delay vs s
wrdata fig1.dat delay vs s
37 .endc
.end

```

- The graph obtained from simulations suggests that propagation delay decreases with scaling (variations of the order nanoseconds).

Scaling Factor	Propagation Delay
1	8.46420350e-08
2	5.10769100e-08
3	3.64366550e-08
4	2.83513600e-08
5	2.32364750e-08
6	1.96766550e-08
7	1.70734100e-08
8	1.50893990e-08
9	1.35262940e-08
10	1.22633740e-08
11	1.12196165e-08
12	1.03492665e-08
13	9.60793300e-09
14	8.96657450e-09
15	8.41090650e-09
16	7.91747000e-09
17	7.49028200e-09
18	7.10262400e-09
19	6.75987900e-09
20	6.44903150e-09



#### 1.4 Variation of $t_{plh}$ with $W_p$

- As we increase  $W_p$  the pull up network becomes stronger and  $t_{lh}$  decreases. Variation of  $W_p$  will have no effect on  $t_{hl}$ .

```

* C:\Users\SAI ASHOK\3_wp.cir
2 .include "C:\Users\SAI ASHOK\TSMC180.lib"
   .model pch_tt pmos
4   .model nch_tt nmos
V1 Vin 0 PULSE(1.8 0 0 0 0 1m 2m 0)
6 M2 Vout Vin 0 0 nch_tt W=0.18u L=0.18u
M1 Vout Vin Vdd Vdd pch_tt W=0.18u L=0.18u
8 C Vout 0 10n
V2 Vdd 0 dc 1.8V
10 .control
   let lh = vector(20)
12 let hl = vector(20)
   let delay = vector(20)
14 let wp = vector(20)
   let loop = 0
16 while loop<20
   let loop = loop+1
18 alter @M1 W=0.18u*loop

```

```


tran 1u 5m
run
*plot vout
20
22 meas tran OP max Vout
    meas tran IP max Vin
24 let vc = 0.5*IP
    let vd = 0.5*OP
26 meas TRAN Tlh TRIG V(Vin) VAL=vc CROSS=1 TARG V(Vout) VAL=vd
    CROSS=1
    meas TRAN Thl TRIG V(Vin) VAL=vc CROSS=2 TARG V(Vout) VAL=vd
    CROSS=2
28 let lh[loop-1] = Tlh
    let hl[loop-1] = Thl
30 let delay[loop-1] = (Tlh+Thl)/2
    let wp[loop-1] = loop*0.18u
32
end
34 plot lh vs wp
    wrdata fig4.dat lh vs wp
36 .endc
    .end

```

- The graph obtained from simulations suggests that  $t_{plh}$  decreases with increase in  $W_p$  supporting the theory discussed in class.



$W_p$	$t_{plh}$
1.80e-07	1.130081e-04
3.60e-07	8.702253e-05
5.40e-07	6.407451e-05
7.20e-07	5.046961e-05
9.00e-07	4.157633e-05
1.08e-06	3.533057e-05
1.26e-06	3.070895e-05
1.44e-06	2.715692e-05
1.62e-06	2.434122e-05
1.80e-06	2.205642e-05
1.98e-06	2.016575e-05
2.16e-06	1.857430e-05
2.34e-06	1.722012e-05
2.52e-06	1.605093e-05
2.70e-06	1.503236e-05
2.88e-06	1.413729e-05
3.06e-06	1.334381e-05
3.24e-06	1.263423e-05
3.42e-06	1.200261e-05
3.60e-06	1.142871e-05



### 1.5 Variation of $t_{phl}$ with $W_n$

- As we increase  $W_n$  the pull down network becomes stronger and  $t_{hl}$  decreases. Variation of  $W_n$  will have no effect on  $t_{lh}$ .

```

1 * C:\Users\SAI ASHOK\Documents\Projects\Lab\Lab3\Lab3_wn.cir
  .include "C:\Users\SAI ASHOK\Documents\Projects\Lab\Lab3\TSMC180.lib"
3 .model pch_tt pmos
  .model nch_tt nmos
5 V1 Vin 0 PULSE(1.8 0 0 0 0 1m 2m 0)
  M2 Vout Vin 0 0 nch_tt W=0.18u L=0.18u
7 M1 Vout Vin Vdd Vdd pch_tt W=0.18u L=0.18u
  C Vout 0 10n
9 V2 Vdd 0 dc 1.8V
  .control
11 let lh = vector(20)
   let hl = vector(20)
13 let delay = vector(20)
   let wn = vector(20)
15 let loop = 0
   while loop < 20
17   let loop = loop + 1
     alter @M2 W=0.18u*loop

```

```


19  tran 1u 5m
    run
21  *plot vout
    meas tran OP max Vout
23  meas tran IP max Vin
    let vc = 0.5*IP
25  let vd = 0.5*OP
    meas TRAN Tlh TRIG V(Vin) VAL=vc CROSS=1 TARG V(Vout) VAL=vd
        CROSS=1
27  meas TRAN Thl TRIG V(Vin) VAL=vc CROSS=2 TARG V(Vout) VAL=vd
        CROSS=2
    let lh[loop-1] = Tlh
29  let hl[loop-1] = Thl
    let delay[loop-1] = (Tlh+Thl)/2
31  let wn[loop-1] = loop*0.18u

33  end
    plot hl vs wn
35  wrdata fig5.dat hl vs wn
    .endc
37  .end

```

- The graph obtained from simulations suggests that  $t_{phl}$  decreases with increase in  $W_n$  supporting the theory discussed in class.

$W_n$	$t_{phl}\}$
1.80e-07	5.269339e-05
3.60e-07	3.442960e-05
5.40e-07	2.517161e-05
7.20e-07	1.982556e-05
9.00e-07	1.636824e-05
1.08e-06	1.391895e-05
1.26e-06	1.210850e-05
1.44e-06	1.071959e-05
1.62e-06	9.621842e-06
1.80e-06	8.731455e-06
1.98e-06	7.994882e-06
2.16e-06	7.377894e-06
2.34e-06	6.851755e-06
2.52e-06	6.395959e-06
2.70e-06	6.001310e-06
2.88e-06	5.651744e-06
3.06e-06	5.341441e-06
3.24e-06	5.065535e-06
3.42e-06	4.820585e-06
3.60e-06	4.596671e-06



## 2 Ring Oscillator

### 2.1 Time Response over ten periods

- Ring Oscillators are used to calculate propagation delay of inverters in real life.
- The values of parameters have been chosen in such a way that the results of this simulation can be compared with the propagation delay of inverter simulated in the first question.
- The following netlist has been used to simulate the circuit of a ring oscillator.

```

1 * C:\Users\SAI ASHOK\ashok_q2.cir
2 .include "C:\Users\SAI ASHOK\TSMC180.lib"
3 .model pch_tt pmos
4 .model nch_tt nmos
5 M1 s1 s7 0 0 nch_tt W=0.18u L=0.18u
6 M2 s2 s1 0 0 nch_tt W=0.18u L=0.18u
7 M3 s3 s2 0 0 nch_tt W=0.18u L=0.18u
8 M4 s4 s3 0 0 nch_tt W=0.18u L=0.18u


```

```

9 M5 s5 s4 0 0 nch_tt W=0.18u L=0.18u
M6 s6 s5 0 0 nch_tt W=0.18u L=0.18u
11 M7 s7 s6 0 0 nch_tt W=0.18u L=0.18u
M8 s1 s7 Vdd Vdd pch_tt W=1.2u L=0.18u
13 M9 s2 s1 Vdd Vdd pch_tt W=1.2u L=0.18u
M10 s3 s2 Vdd Vdd pch_tt W=1.2u L=0.18u
15 M11 s4 s3 Vdd Vdd pch_tt W=1.2u L=0.18u
M12 s5 s4 Vdd Vdd pch_tt W=1.2u L=0.18u
17 M13 s6 s5 Vdd Vdd pch_tt W=1.2u L=0.18u
M14 s7 s6 Vdd Vdd pch_tt W=1.2u L=0.18u
19 V1 Vdd 0 1.8
    .control
21 tran 1p 5n uic
    run
23 meas TRAN T1 TRIG V(s7) VAL=1 CROSS=3 TARG V(s7) VAL=1 CROSS=5
    let f = 1/T1
25 let t_p = T1/14
    print t_p
27 plot s7
    wrdata fig3.dat s7
29 .endc
    .end

```

- The time response of the ring oscillator for 10 periods is given below.



- The frequency of the output as observed from simulation is 2.0134GHz.

## 2.2 Propagation Delay from Ring Oscillator

- Propagation delay can be calculated from the frequency of output obtained from ring oscillator using the formula

$$t_p = \frac{1}{2Nf}. \quad (1)$$

- The value of propagation delay obtained from the simulation of ring oscillator is  $3.5476 \times 10^{-11}$ .
- The value of propagation delay observed in the simulations of first question for  $S = 1$  is equal to  $1.1398 \times 10^{-11}$  which is slightly lower than the value obtained from Ring Oscillator(because of overhead capacitances in Ring Oscillator).

2)

c) frequency of oscillations when all the inverters are sized up by  $S$ .  
external capacitor

(No  $i$  has been

$$* t_p = t_{p0} \left( 1 + \frac{C_{g,i+1}}{C_{g,i}} \right) \Bigg|_{i=1,2,3,4,5,6,7}$$

considered in Ring  
oscillator)

$$= 2N t_{p0} \text{ (before sizing)}$$

\* After sizing

$$t_p = 0.69 \frac{R_{eq,i}}{S} \times C_{g,i} \times S \left( 1 + \frac{C_{g,i+1} \times S}{C_{g,i} \times S} \right) \Bigg|_{i=1,2,3,4,5,6,7}$$

$$t_p = t_{p0} (2N)$$

$\hookrightarrow$  (of the whole Ring oscillator)

As  $t_p$  does not change,  $f$  does not change.

o power consumption when all inverters are sized up by  $S$ .


$$P = N C_g V_{dd}^2 f \text{ (before sizing)}$$

$$P = N (S C_g) V_{dd}^2 f \text{ (after sizing)}$$

does not change.



d) Modification to ring oscillator circuit.




- when control signal is 1, Ring oscillator will be in OFF mode
- when control signal is 0, Ring oscillator will be in ON mode.

### 3) Sizing of Inverters

driving a load of  $20pF$  with two staged buffer.  $t_p$  of minimum sized inverter is  $70ps$

input capacitance =  $10fF$ .




a) determine sizing of the two additional buffer stages

Sizing of Inverters must be in G.P

$1, f, f^2$  respectively.

(considering  $\delta=1$ )



$$* 10f^3 = 20000$$

$$f = \sqrt[3]{2000}$$

$$f = 12.6$$

\* sizing of the inverters are

$$1, 12.6, 158.76$$

\* delay with this sizing

$$t_p = 3 \times 70ps \left(1 + \frac{12.6}{1}\right) = \underline{\underline{2.8ns}}$$

b) No. of stages to achieve minimum delay. What is  $t_p$  in this case.

\* for  $\gamma=1$ ,  $t_{opt}$  would be 3.6.

$$N = \frac{\ln(2000)}{\ln(3.6)} = 5.98 \approx 6$$

$$* t_p \text{ in this case} = N t_{p0} \left(1 + \frac{f}{\gamma}\right)$$

$$= 6 (70ps) (4.6)$$

$$= 1.932 \text{ ns.}$$

c) Advantages & Disadvantages of method mentioned above.

v

\* for a fixed, fanout at each stage should be in GP to get min delay.

\* for a fixed  $F$ , we can determine  $N_{opt}$  to obtain minimum delay

for a fixed  $\gamma$ .

\* there is a trade off between delay & the area occupied by the inverters, while sizing up & increasing No. of inverters.

d) closed form expression for the power consumption in the circuit.

In this circuit we can ignore static power consumption, direct current leakage as  $N_{\text{leak}}$  is small.

$$P_{\text{dyn}} = f C_i V_{\text{DD}}^2 \left( \frac{1}{T} \right) + f^2 C_i V_{\text{DD}}^2 \left( \frac{1}{T} \right) + f^3 C_i V_{\text{DD}}^2 \left( \frac{1}{T} \right)$$

$$= C_i V_{\text{DD}}^2 \left( \frac{1}{T} \right) \sum_{j=0}^3 f^j$$


$$= 10 \times 10^{-15} (2.5)(2.5) \left( \frac{1}{T} \right) [f + f^2 + f^3]$$

$$= 135.796 \times 10^{-12} \left( \frac{1}{T} \right) \text{ W}$$

$$= 135.796 \left( \frac{1}{T} \right) \text{ pW.}$$

4) complex CMOS logic gate implementing

$$f(A; B; C; D) = \overline{A \cdot (B \cdot (C + D) + C \cdot D)}$$



\* Assumption  $R_p = 2R_n$

5) parameters of given technology:

$$V_{Tn} = 0.2V \quad |V_{Tp}| = 0.3V \quad R_n = 2k\Omega/\mu m \quad R_p = 3k\Omega/\mu m \quad V_{DD} = 1V$$

$$W_p = W_n = 1\mu m$$

Draw VTC.

Sol:

given that  $R_{on}(NMOS) = 2k\Omega$  (at  $W_n = 1\mu m$ )

$R_{on}(PMOS) = 3k\Omega$  (at  $W_p = 1\mu m$ )

\* Initially  $V_{DD} = 1V$ ;  $V_{in} = 0V$  PMOS is ON & NMOS is OFF. As the circuit is

not complete  $V_{out} = 1V$

\* When  $V_{in}$  reaches  $0.2V$ , NMOS turns on & the circuit will be equivalent to a simple voltage divider circuit &  $V_{out} = 1 \times \frac{2}{5} = 0.4V$

\* When  $V_{in}$  becomes greater than  $0.7V$ , PMOS turns off,  $V_{out} = 0V$

