## Introduction to VLSI Design

November 14, 2020

## 1 MOSFET Resistance

#### 1.1 Transient Simulation

• Netlist for calculating the  $R_{eq}$  as a function of  $V_{DD}$  for an NMOS device.

```
1 * C:\Users\SAI ASHOK\hw2_vlsi_q1.cir
   .include "C:\Users\SAI ASHOK\TSMC180.lib"
3 .model nch_tt nmos
  V1 gs 0 DC 1.8
5 M1 ds gs 0 0 nch_tt W=0.24u L=0.18u
  C c1 0 1pF ic=1.8V
7 V2 c1 ds DC 0
   *.IC V(C1) = 1.8
9 .control
  let vdd = 1.8V
11 let Req = vector(17)
  let Vval = vector(17)
13 let loop = 0
  print Req[0]
15 while loop<17
    alter @V1=vdd
17
    alter @C ic=vdd
    let vdd2 = vdd/2
19
    tran 0.05u 500u uic
    let t_vdd = 0
    let v3 = v(ds)/i(v2)
    meas tran t_vdd2 when v(ds)=vdd2 cross=1
    meas tran r_eq avg v3 from=t_vdd to=t_vdd2
25
    let Req[loop] = r_eq
    let Vval[loop] = vdd
    let loop=loop+1
    let vdd=vdd-0.1
29 end
  plot req vs vval
31 wrdata plot_1.dat req vs vval
   .endc
33 .end
```

Listing 1: Q1-a.cir

• The value of  $R_{eq}$  at  $V_{dd}$  = 1.8V is 6.706644e+03 $\Omega$ .




Figure 1: nmos

- Please refer Figure 1 for the plot of  $R_{eq}$  vs  $V_{DD}$  for an NMOS device.
- Netlist for calculating the  $R_{eq}$  as a function of  $V_{DD}$  for a PMOS device.

```
* C:\Users\SAI ASHOK\hw2_vlsi_q1.cir
   .include "C:\Users\SAI ASHOK\TSMC180.lib"
3 .model pch_tt pmos
  V1 gs 0 DC -1.8
5 M1 ds gs 0 0 pch_tt W=0.24u L=0.18u
  C c1 0 1pF ic=-1.8V
7 V2 c1 ds DC 0
   *.IC V(C1)=1.8
9 .control
  let vdd = -1.8V
11 let Req = vector(17)
  let Vval = vector(17)
13 let loop = 0
  print Req[0]
15 while loop<17
    alter @V1=vdd
17
    alter @C ic=vdd
    let vdd2 = vdd/2
19
    run
    tran 0.05u 500u uic
```




Figure 2: pmos

```
21
     let t_vdd = 0
     let v3 = v(ds)/i(v2)
23
    meas tran t_vdd2 when v(ds)=vdd2 cross=1
    meas tran r_eq avg v3 from=t_vdd to=t_vdd2
25
    let Req[loop] = r_eq
     let Vval[loop] = vdd
27
    let loop=loop+1
    let vdd=vdd+0.1
29 end
  plot req vs vval
  wrdata plot_2.dat req vs vval
   .endc
   .end
```

Listing 2: Q1-a.cir

- The value of  $R_{eq}$  at  $V_{dd}$  = -1.8V is 17692 $\Omega$ .
- Please refer Figure 2 for the plot of  $R_{eq}$  vs  $V_{DD}$  for a PMOS device.

## 1.2 Comparing with Table 3.3

• The values of  $R_{eq}$  for 0.18µm process as calculated from simulations are given in the table below.

$ V_{DD} $	$R_{eq}$ NMOS	$R_{eq}$ for PMOS
2V	$6477\Omega$	<b>15454.38</b> Ω
1.8V	$6706.644\Omega$	17692.76Ω
1.5V	$7401.839\Omega$	23740.9Ω
1V	12178.95 $\Omega$	50710.38Ω
0.5V	275508.9 $\Omega$	<b>726286.9</b> Ω

- We can clearly observe that these values are less than their counterparts for  $0.25\mu m$  process given in the table.
- It is because of the ratio  $\frac{\omega}{L}$  which is inversely proportional to  $R_{eq}$ .
- It can also be seen from the table that  $R_{eq}$  for PMOS devices are much higher than  $R_{eq}$  for NMOS devices for the same  $V_{DD}$ . This can be attributed to the fact that mobility of holes are less than mobility of electrons.

## 2 Capacitance

## 2.1 Long Channel, f=100Hz

Netlist for simulating capacitance of Long Channel MOS at 100Hz.

```
1 * C:\Users\SAI ASHOK\hw2_vlsi_q2.cir
   .include "C:\Users\SAI ASHOK\TSMC180.lib"
3 .model nch_tt nmos
  V1 N002 0 SINE(0 1.59e-3 10e1)
5 M1 0 N001 0 0 nch_tt W=25u L=10u
  *M1 0 N001 0 0 nch_tt W=0.45u L=0.18u
7 V2 N001 N002 DC -1.8
  .control
9 let Vg = -1.8
  let x = unitvec(72)
11 let y = unitvec(72)
  while Vg < 1.81
13
   alter V2=Vg
    tran 1u 1m
15
    *tran 1n 100n
    *tran 10p 1n
17
    meas tran i_max FIND i(v1) at=0.5m
    *meas tran i_max MAX i(v1) from=0 to=1n
    let x[20*(Vg+1.8)] = Vg
    let y[20*(Vg+1.8)] = i_max
    let Vg = Vg + 0.05
23 end
```




Figure 3: Long Channel, f=100Hz

```
plot y vs x

25 wrdata plot_3.dat y vs x
    .endc
27 .end
```

Listing 3: Q1-a.cir

• Please refer Figure 3 for the plot.

## 2.2 Long Channel, f=10MHz

Netlist for simulating capacitance of Long Channel MOS at 10MHz.

```
1 * C:\Users\SAI ASHOK\hw2_vlsi_q2.cir
.include "C:\Users\SAI ASHOK\TSMC180.lib"
3 .model nch_tt nmos
V1 N002 0 SINE(0 1.59e-8 10e6)
5 M1 0 N001 0 0 nch_tt W=25u L=10u
*M1 0 N001 0 0 nch_tt W=0.45u L=0.18u
7 V2 N001 N002 DC -1.8
.control
9 let Vg = -1.8
let x = unitvec(72)
```




Figure 4: Long Channel, f=10MHz

```
11 let y = unitvec(72)
   while Vg < 1.81
13
     alter V2=Vg
     *tran 1u 1m
15
     tran 1n 100n
     *tran 10p 1n
17
    run
    meas tran i_max FIND i(v1) at=50n
19
    *meas tran i_max MAX i(v1) from=0 to=1n
     let x[20*(Vg+1.8)] = Vg
21
    let y[20*(Vg+1.8)] = i_max
     let Vg = Vg + 0.05
23 end
  plot y vs x
25 wrdata plot_4.dat y vs x
   .endc
27
   .end
```

Listing 4: Q1-a.cir

• Please refer Figure 4 for the plot.

## 2.3 Long Channel, f=10GHz

• Netlist for simulating capacitance of Long Channel MOS at 10GHz.

```
1 * C:\Users\SAI ASHOK\hw2_vlsi_q2.cir
  .include "C:\Users\SAI ASHOK\TSMC180.lib"
3 .model nch_tt nmos
  V1 N002 0 SINE(0 1.59e-11 10e9)
5 M1 0 N001 0 0 nch_tt W=25u L=10u
  *M1 0 N001 0 0 nch_tt W=0.45u L=0.18u
7 V2 N001 N002 DC -1.8
  .control
9 let Vg = -1.8
  let x = unitvec(72)
11 let y = unit vec(72)
  while Vg < 1.81
13 alter V2=Vg
    *tran 1u 1m
15
   *tran 1n 100n
    tran 10p 1n
17
   run
    *meas tran i_max FIND i(v1) at=50n
  meas tran i_max MAX i(v1) from=0 to=1n
    let x[20*(Vg+1.8)] = Vg
   let y[20*(Vg+1.8)] = i_max
    let Vg = Vg + 0.05
23 end
  plot y vs x
25 wrdata plot_5.dat y vs x
   .endc
27 .end
```

Listing 5: Q1-a.cir

• Please refer Figure 5 for the plot.

## 2.4 Short Channel, f=100Hz

Netlist for simulating capacitance of Short Channel MOS at 100Hz.

```
* C:\Users\SAI ASHOK\hw2_vlsi_q2.cir

.include "C:\Users\SAI ASHOK\TSMC180.lib"
.model nch_tt nmos

4 V1 N002 0 SINE(0 1.59e-3 10e1)
*M1 0 N001 0 0 nch_tt W=25u L=10u

6 M1 0 N001 0 0 nch_tt W=0.45u L=0.18u

V2 N001 N002 DC -1.8

8 .control
let Vg = -1.8

10 let x = unitvec(72)
let y = unitvec(72)

while Vg < 1.81
```




Figure 5: Long Channel, f=10GHz




Figure 6: Short Channel, f=100Hz

```
alter V2=Vg
14
     tran 1u 1m
     *tran 1n 100n
16
     *tran 10p 1n
     run
18
    meas tran i_max FIND i(v1) at=0.5m
     *meas tran i_max MAX i(v1) from=0 to=1n \,
20
    let x[20*(Vg+1.8)] = Vg
    let y[20*(Vg+1.8)] = i_max
22
    let Vg = Vg + 0.05
  end
24 plot y vs x
   wrdata plot_6.dat y vs x
26
   .endc
   .end
```

Listing 6: Q1-a.cir

• Please refer Figure 6 for the plot.

## 2.5 Short Channel, f=10MHz

• Netlist for simulating capacitance of Short Channel MOS at 10MHz.

```
1 * C:\Users\SAI ASHOK\hw2_vlsi_q2.cir
   .include "C:\Users\SAI ASHOK\TSMC180.lib"
3 .model nch_tt nmos
  V1 N002 0 SINE(0 1.59e-8 10e6)
5 *M1 0 N001 0 0 nch_tt W=25u L=10u
  M1 0 N001 0 0 nch_tt W=0.45u L=0.18u
7 V2 N001 N002 DC -1.8
   .control
9 let Vg = -1.8
  let x = unitvec(72)
11 let y = unit vec(72)
  while Vg < 1.81
13
    alter V2=Vg
    *tran 1u 1m
15
    tran 1n 100n
    *tran 10p 1n
17
    meas tran i_max FIND i(v1) at=50n
    *meas tran i_max MAX i(v1) from=0 to=1n
   let x[20*(Vg+1.8)] = Vg
    let y[20*(Vg+1.8)] = i_max
    let Vg = Vg + 0.05
23 end
  plot y vs x
25 wrdata plot_7.dat y vs x
   .endc
  .end
```

Listing 7: Q1-a.cir

• Please refer Figure 7 for the plot.

## 2.6 Long Channel, f=10GHz

Netlist for simulating capacitance of Short Channel MOS at 10GHz.

```
1 * C:\Users\SAI ASHOK\hw2_vlsi_q2.cir
.include "C:\Users\SAI ASHOK\TSMC180.lib"
3 .model nch_tt nmos
V1 N002 0 SINE(0 1.59e-11 10e9)
5 *M1 0 N001 0 0 nch_tt W=25u L=10u
M1 0 N001 0 0 nch_tt W=0.45u L=0.18u
7 V2 N001 N002 DC -1.8
.control
9 let Vg = -1.8
let x = unitvec(72)
11 let y = unitvec(72)
while Vg < 1.81
13 alter V2=Vg
    *tran lu lm</pre>
```




Figure 7: Short Channel, f=10MHz




Figure 8: Short Channel, f=10GHz

Listing 8: Q1-a.cir

• Please refer Figure 8 for the plot.

## 2.7 Observation

• We can clearly observer that the shape of Graph is not changing in all the cases including short channel, long channel, low frequency and high frequency.

- For the high frequency we can see some distortions because of the sensitivity that lies in calculating for such small step sizes.
- The Peak Capacitance is higher in Long Channel than Short Channel which can be attributed to the fact that w\*L of long channel is higher than W\*L of short channel as Gate Capacitance is directly proportional to W\*L.
- Also the Capacitance does not vary for high frequency and low frequency case because of abundance of inversion charges.

## 3 Simulating NMOS inverter R load

#### 3.1 VTC and Gain of Inverter

· Netlist for simulating Gain and VTC of Inverter.

```
1 * C:\Users\SAI ASHOK\hw2_vlsi_q2.cir
   .include "C:\Users\SAI ASHOK\TSMC180.lib"
3 .model nch_tt nmosV1
  V1 n1 0 2.5
5 R1 n1 Vout 75000
  M1 Vout Vin 0 0 nch_tt W=30u L=10u
7 V2 Vin 0 dc
   .control
9 dc v2 -0.01 2.6 0.01
11 plot vout vs vin
  let gain = deriv(v(vout))
13 let dgain = deriv(gain)
  plot gain vs vin
15 meas dc vil find vin when gain=-1 cross=1
  meas dc vih find vin when gain=-1 cross=2
17 meas dc voh find vout when vin=0 cross=1
  meas dc vol find vout when vin=2.5 cross=1
19 meas dc vm find vout when vin=vout cross=1
  meas dc pg find gain when dgain=0
21 wrdata plot_9.dat vout vs vin
  wrdata plot_10.dat gain vs vin
23 .endc
   .end
```

Listing 9: Q1-a.cir

- Please refer Figure 9 for the plot of VTC.
- Please refer Figure 10 for the plot of Gain.
- Please find the following observations from the simulation.




Figure 9: VTC




Figure 10: Gain of Inverter

Parameters	Value
$V_{IL}$	3.871599e-01
$V_{IH}$	7.738449e-01
$V_{OH}$	2.499998e+00
$V_{OL}$	3.174192e-02
$V_m$	6.731995e-01
PeakGain	-9.514598e+01

## 3.2 Impct of $R_L$ on PeakGain

Please find the Netlist for simulating Peakgain for various Resistive Loads.

```
* C:\Users\SAI ASHOK\hw2_vlsi_q2.cir
2 .include "C:\Users\SAI ASHOK\TSMC180.lib"
  .model nch_tt nmosV1
4 V1 n1 0 2.5
  R1 n1 Vout 75000
6 M1 Vout Vin 0 0 nch_tt W=30u L=10u
  V2 Vin 0 dc
8 .control
  dc v2 -0.01 2.6 0.01 r1 10k 100k 10k
10 run
  plot vout vs vin
12 let gain = deriv(v(vout))
  let dgain = deriv(gain)
14 plot gain vs vin
  wrdata plot_11.dat gain vs vin
16 .endc
   .end
```

Listing 10: Q1-a.cir

- Please refer Figure 11 for the plot generated.
- It is clear that as  $R_L$  increases Peakgain increases and  $V_M$  shifts to the left, which is also supported by the formula in which  $R_L$  is directly proportional to Peakgain.
- So as  $R_L$  increases the pull down circuit becomes stronger and  $V_M$  shifts to the left.

## 3.3 Transient Analysis for Square Pulse

• Netlist for simulating the output for a square pulse with 50% duty cycle.

```
1 * C:\Users\SAI ASHOK\hw2_vlsi_q5.cir
.include "C:\Users\SAI ASHOK\TSMC180.lib"
3 .model nch_tt nmos
V1 n1 0 2.5
5 R1 n1 Vout 75k
C1 Vout 0 3p
7 M1 Vout Vin 0 0 nch_tt W=0.54u L=0.18u
```




Figure 11: Impact of  $\mathcal{R}_{L}$  on PG

```
V2 Vin 0 PULSE(0 2.5 0 0 0 2u 4u)

.control
tran 0.01u 10u 6u

meas tran OP max Vout
meas tran IP max Vin

let va = 0.1*OP
let vb = 0.9*OP

let vc = 0.5*IP
let vd = 0.5*OP

meas TRAN Tr TRIG V(Vout) VAL=va CROSS=1 TARG V(Vout) VAL=vb CROSS=1
meas TRAN Tf TRIG V(Vout) VAL=vb CROSS=2 TARG V(Vout) VAL=va CROSS=2

meas TRAN Tpl TRIG V(Vin) VAL=vc CROSS=1 TARG V(Vout) VAL=vd CROSS=1
meas TRAN Tph TRIG V(Vin) VAL=vc CROSS=2 TARG V(Vout) VAL=vd CROSS=1
meas TRAN Tph TRIG V(Vin) VAL=vc CROSS=2 TARG V(Vout) VAL=vd CROSS=2

1. endc
.end
```

Listing 11: Q1-a.cir

• Please find the following observations from the simulations.

Parameters	Value
$t_r$	4.940419e-07
$t_f$	1.437981e-08
$t_{plh}$	1.543478e-07
$t_{phl}$	7.799387e-09
$t_{pd}$	8.107350e-08

- As the charging and discharging path of capacitor are different(because  $R_L$  is much higher than effective linearized on-resistance of MOSFET) we have different Rise and Fall times for  $V_{out}$ .
- **Geometric Parameters**:Calculating maximum operating frequency depends on  $t_p$ , which in turn depends on  $t_{phl}$  and  $t_{phl}$ . Calculating  $t_{phl}$  depends on  $R_{eq}$  of MOSFET. For calculating  $R_{eq}$  we need  $I_{dsat}$  which also depends on W and L of MOSFET which are geometric parameters.
- Maximum Operating Frequency: It depends on propagation delay and from the simulated value of propagation delay, we get maximum frequency to be

$$f_{max} = 1/t_p \tag{1}$$

$$f_{max} = 1/81.07ns (2)$$

$$f_{max} = 12.33MHz \tag{3}$$

· Dynamic Power Disspation: It is given by the formulae

$$P_{dyn} = C_L * \Delta V * V_{DD} * f_{max} \tag{4}$$

$$P_{dun} = 3 * 10^{-12} * (2.5 - 0.463) * 2.5 * 12.33 * 10^{6}$$
(5)

$$P_{dyn} = 0.225mW$$
 (6)

- 3) YOU=1. DV, My = VTN = 0. BV, CI initially discharged.
  - a) static passes when VIN=1.2V ? / / X
    - TMOR inverted does not have a path for current to How as

      PMOR is OFF. John the remaining chts, as all the Mor devices

      one on there is a poth for current to flow ( so they consume static power)
  - b) etatic paper when Von= OV? X X X X
    - None of Inverters consume static passer as the MOSFET whose Vie = Vin
  - e) VoH of which circuite is 1.2v? / X /
    - # ") -> AR the MOR is open Vout = 1. av
      - Voit of upper MORFET should be zero. Voit = 0.9V.
      - iii) -> As there is no current because below MORFET is open, upper MORFET Should have Vot =0, Vout = 1.2V
        - (iv) -> At the lower More is open, Voit = 1.aV.

d) Vol of which wruite is ov ? X X X X

First three circuits are closed & hence Vout connot be zew.

But the cross arount is open because of Pros. .. Vout = 0V.

e) (- ) All the circuits except the cross circuit are dependent

on relative sizes of transistors. / / /

and the state of the property of the state of the state of

the same and the same of

The the desired the second of the second

A second still the paint

I'm a see the set families we have an allowed and

April to be so him a state of part

top or the 18 and make the second of the second of the second of the

by medial and and some Think

toward of a well on a me of a line

# PARS SOUN (4)

a) \* VoH - When Vin = OV.

1

No Current in armit

na" a or minimus

(4) - 45) my " my " my - 11,

VOH = 2.5V

My Vol -> when Vin = 2.5V (NMOSIN Linear Region)

 $\frac{k'\omega}{L}\left(\left(V_{UR}-V_{T}\right)V_{OL}-\frac{V_{OL}^{2}}{2}\right)=\frac{V_{DD}-V_{OL}}{R_{L}}$ 

345×106 (75000) (2.07 VoL - VoL) = 25V-VoL

25.875 (2.07VoL - Vol2) = 2.5-VoL

Vol = . 46.329mV

\* Vm -> when Vin = Vout (NMO2 in Catuation Region)

 $\frac{\kappa'\omega}{2L} \left(V_m - V_T\right)^2 = \frac{V_{DD} - V_m}{R_L}$ 

12.937 (Vm-0.43) = 2.5-Vm

Vm=0.7932V

HIV, IN ROT SUDISSESSERS (4

\* VI (Soburation Region)

$$\frac{-1}{R_L} \frac{dV_{out}}{dV_{in}} = \frac{k_{i0}}{R_L} (a) (V_{in} - V_T)$$

$$\frac{1}{R_L} = \frac{k'\omega}{L} \left( V_{in} - V_T \right)$$

$$V_{in} = V_{IL} = \frac{L}{k \omega_{RL}} + V_{T}$$

of tall it would be a

The words in second it

Parameter and the

\* VIH (Linear Region)

RLK'W = VT-Vin + avout

Ven = VT + aVout - L RLK'W

ueing 2 im 1

 $R_{L} = R_{L} \times W$   $= R_{L} \times W$ 

wite drive lands all

.V85.02

N' the same was not a

( " Lat V rest - Structure , head on )

they are a travery bid

bolb in a GV-1002 [ W/4]

Vout = 0.25378

VIH = Vin = 2x 0.25378+ 0.43 - 0.0378

VIH = 0.89976

$$\frac{k'W}{2L} \left(V_{M}-V_{T}\right)^{2} = V_{DD}-V_{OUT}$$

$$R_{L}$$

$$\left(\frac{k'W}{2L}\right) a(V_M - V_T) = \frac{-1}{R_L} \frac{dV_{adt}}{dV_{in}} \Big|_{V_{in} = V_{in}}$$

= 9.38V.

RIGHT BUT TRIBUTED BY BUTTON

MEDEL . HA

But to your and

With a start of