

V93000 SmarTest 8 Basic User Training

Version 8.2.5

V93000 SmarTest 8 Basic User Training

Lecture 01: Introduction, Concepts and Software overview

Lecture 02: SmarTest Projects

Lab 01: Preparation and Prerequisites

Lecture 03: Test Program File

Lecture 04: DUT Board Description File

Lab 02: DUT Board Description

Lecture 05: Building Blocks of Test Programs

Lab 03: Test Program

Lecture 06: Testflow and Test Suites

Lab 04: Testflow

Lecture 07: Operating Sequence

Lab 05: Operating Sequence

Lecture 08: Hardware Overview*

Lecture 09: Instruments

Lecture 10: Basics Level and Timing*

Lecture 11: Specification Files - Digital Setups

Lab 06: Timing Sets and Level Sets

Lecture 12: Specification Files - Multi Domains

Lab 07: Timing Debug

Lecture 13: Patterns

Lab 08+09: X-Mode + Pattern Debug

Lecture 14: Actions, Patterns and Transactions

Lab 10: DC Measurement

Lecture 15: Technical Documentation Center

Lecture 16: Testflow File

Lab 11: Test Method Library*

Lecture 17: Test Methods – Introduction

Lab 12: Test Method Creation

Lecture 18: Test Methods – Basics

Lecture 19: Test Methods – Multi Site Types

Lab 13: Test Setup Modifications

Lecture 20: Test Methods – Result Access

Lab 14: Retrieving Test Results

Lecture 21: Datalogging

Lab 15: Datalogging

Lecture 22: Binning

Lecture 23: Usage of Test Tables

Lecture 24: Content of Test Tables

Lecture 25: Test Program Execution and Debug

Lecture 26: Internal Steps of Test Program Execution

Lecture 27: Protocol Aware – Introduction

Lab 16: Protocol Aware Setup Files*

Lecture 28: Test Methods – Programmatic Setup Generation*

Lab 17: Setup Generation in Test Methods*

Lecture 29: Test Methods – Parameters*

Lecture 30: Debug Tools

Lab 18: Debugging Measurement Setups


Lecture 31: Characterization Tools
 Lab 19: Characterization/Shmoo*
 Lecture 32: Recommended Setup Structure
 Lecture 33: Utility Lines
 Lecture 34: Licensing
 Lecture 35: TCCT
 Lecture 36: Test Program Migration Framework*
 Lecture 37: Conversion of STIL files*
 Open Questions
 Feedback
 进阶+++

Introduction/Agenda

Lecture 01: Introduction, Concepts and Software overview

- **Key Objectives of SmarTest 8**
 1. Enable the **shortest** time from **tape-out to volume production**.
 2. Enable **best test program development efficiency**.
 3. Offer the **fastest test throughput** for manufacturing test of complex SOC/SiP/TSV and also small low complexity devices.

SmarTest 8 enables WaveScale and SmartScale



- **SmarTest 8 Values**
 1. Simple synchronization across domains

- Easy assembling of test steps (e.g. patterns, transactions, actions) with synchronization.
- Multi-domain – supports all instrument types and all domains: Digital, DC, PA, MX, RF.



```


1=sequence ExampleIntroSlides {
2=  parallel parGrp1 {
3=    sequential seq1_1 {
4=      patternCall crossconnect.operatingSequence.patterns.Init InitDUT;
5=    }
6=  }
7=  parallel parGrp2 {
8=    sequential seq2_1 {
9=      patternCall crossconnect.operatingSequence.patterns.DigTestA FuncA;
10=    }
11=  }
12=  parallel parGrp3 {
13=    sequential seq3_1 {
14=      actionCall vForce1;
15=    }
16=  }
17=  parallel parGrp4 {
18=    sequential seq4_1 {
19=      patternCall crossconnect.operatingSequence.patterns.DigTestB FuncB;
20=      parallel parGrp4_1_1 {
21=        sequential seq4_1_1_1 {
22=          patternCall crossconnect.operatingSequence.patterns.DigTestC FuncC;
23=          sequential seq4_1_1_2 {
24=            actionCall capture;
25=          }
26=        }
27=      }
28=    }
29=    sequential seq4_2 {
30=      wait 0.6ms;
31=      actionCall vForce2;
32=    }
33=  }
34= }

```

2. Unified setups and tools

Hardware Abstraction: awg, clock, dcVI, digInout...


Multi Domain Tools: Timing Debug, digital/analog/RF/DC/PA...



3. Reuse

Every node of a testflow can be a test suite or another testflow.

Every testflow can have input and output parameters.



*2 MCU variants
of same family:
Reuse of 3 subflows*

4. Collaborative development

- Flexible file structure for setup files
- Allows a dedicated file for a setup entity
- Integrated support for SVN and GIT
- Links to external setup files

5. Assisted setup generation

SmarTest Setup Format (SSF)

快捷键: ctrl-space, F3


视图切换：例如 pin定义

6. Smart test methods

单site扩展成多site容易
支持特定site的数据处理
结果支持后台运算

7. Java

- graphical tools



(1) Package Explorer

(2) Testflow Editor

(3) Measurement View

(4) Instrument View


(5) Result View

(6) Operating Sequence View

Lecture 02: SmartTest Projects


- SmartTest 8 Project

– Java Libraries – V93000 System Libraries – Source Folders – Configuration Files –
Compile/Build Directories



- Project Setup

1. Creat new SmarTest Project
2. Import SmarTest Project




Lab 01: Preparation and Prerequisites

- Start SmartTest 8 with the correct model file.
- Create a workspace
- Change the view
- Import the SmartTest 8 project (i.e. test program) used in the lab

Lecture 03: Test Program File

- **Test Program File**




The *test program file* is in the **top position of the file hierarchy** of a SmarTest 8 project.

It contains or refers to all the information required to describe the test program for a specific DUT.

The *test program file* points to licenses, sets global variables, refers to flows to be executed, determines which sites are used, and more.

The *test program file* must be stored like all other setup files within a *source folder*.


- **DUT Board Description File**




The *DUT board description file* lists

- *signals* and the mapping to pogo pins,
- conditional routing,
- switches,
- ganging,
- signal properties like impedance, fixture delay, settling time, etc.

- **Main Flow File**
- **Auxiliary Flow Files**




example



Ctrl+Space

Available Key Words in the Test Program File



Lecture 04: DUT Board Description File

- example

DUT data sheet excerpt




Pin Description

Pin Names	Description
CP	Clock Pulse Input
DS ₀	Serial Data Input for Right Shift
DS ₇	Serial Data Input for Left Shift
S ₀ , S ₁	Mode Select Inputs
MR	Asynchronous Master Reset
OE ₁ , OE ₂	3-STATE Output Enable Inputs
I/O ₀ –I/O ₇	Parallel Data Inputs or 3-STATE Parallel Outputs
Q ₀ , Q ₇	Serial Outputs

DUT board Signal list: 4 sites

	Name	DUT1	DUT2	DUT3	DUT4
1	S0	D10507	D10607	D11015	D30104
2	OE1	D30209	D30211	D30205	D30208
3	OE2	D30210	D30212	D30206	D30207
4	I/O_6	D10506	D10606	D11013	D30103
5	I/O_4	D10505	D10605	D11011	D30105
6	I/O_2	D10504	D10604	D11009	D30102

DUT board allocation




SmarTest DUT board description

Signal	disabled	Pogo	Site 1	Site 2	Site 3	Site 4
S0	false	10507	10607	11015	30104	
OE1	false	30209	30211	30205	30208	
OE2	false	30210	30212	30206	30207	
IO_6	false	10506	10606	11013	30103	
IO_4	false	10505	10605	11011	30105	
IO_2	false	10504	10604	11009	30102	

Trace on interface-PCB from Pogo-block to device pin

dutboard = crossconnect.common.BasicLab;



Name of the DUT board description and its file name must match

The total number of sites


Signal name

The syntax for assigning a pogo is the same for the different types of channels:

- digital,
- analog,
- RF,
- power supplies.

“dutboard”, “sites”, “signal”, “site” and “pogo” are keywords of the syntax.

The signal “S0” is a logical input to the DUT or a logical output from the DUT.




```

46
47 signal IO_0 {
48   site 2 { pogo = 10603; fixtureDelay = 1 ns; }
49   site 1 { pogo = 10503; fixtureDelay = 1e-9 s; }
50   site 3 { pogo = 11007; fixtureDelay = 0.001 us; }
51   site 4 { pogo = 30101; fixtureDelay = 1000 ps; }
52 }
53

```


Limits on voltage and current help to protect needles and socket pins

Use the "Properties" tab to edit fixture delays and other properties

fixtureDelay	forceMax
Site 1	Site 2
Site 3	Site 4
Site 1	Site 2
1e-9 s	1 ns
0.001 us	1000 ps

- Ganging DPS Channels

Syntax:



```

82 /* DPS channels ganged */
83 signal VCC {
84   site 1 { pogo = 34201 | 34202; }
85   site 2 { pogo = 34205 | 34206; }
86   site 3 { pogo = 34209 | 34210; }
87   site 4 { pogo = 34313 | 34214; }
88 }

```

- DUT Boards with Switches


Often DUT boards make use of switches, for example to configure the routing of a single pogo to multiple DUT pins.

```

86 signal S7 {
87   site 1 { pogo = 10511; }
88   site 2 { pogo = 10611; }
89   site 3 { pogo = 11015; }
90   site 4 { pogo = 30115; }
91 routing {
92   site 1 { uti_0 = 1; uti_1 = 0; }
93   site 2 { uti_0 = 1; uti_1 = 0; }
94   site 3 { uti_0 = 1; uti_1 = 0; }
95   site 4 { uti_0 = 1; uti_1 = 0; }
96 }
97 }
98
99 utilityLine uti_0 {
100   pogo = 101;
101 }
102
103 utilityLine uti_1 {
104   pogo = 102;
105 }
106

```

Example: DUT signal "S7" is connected to the pogos if the utility line "uti_0" is "1" and "uti_1" is "0".



Utility	disabled	Pogo
uti_0	false	101
uti_1	false	102

Signal	Utility	UtilityState	Site 1	Site 2	S
S7	uti_0	1	1	1	1
S7	uti_1	0	0	0	0

- RF Pins Setup

Number of Sites:

Select a cell in the table below

	Signal	disabled	Pogo	
			Site 1	Site 2
	rfin1	false	90101	90109
	rfOut1	false	90208	90114

```

1 dutboard dutboard1 {
2
3     sites = 2;
4
5     signal rfin1 {
6         site 1 { pogo = 90101; }
7         site 2 { pogo = 90109; }
8     }
9
10    signal rfOut1 {
11        site 1 { pogo = 90208; }
12        site 2 { pogo = 90114; }
13    }
14 }
15

```

Deembedding is used to compensate for RF DUT board traces.
The optional data is stored in dedicated “*.s2p” files (Touchstone format) or
“*.citi” files (Common Instruction Transfer and Interchange files).

Number of Sites:

Select a cell in the table below

	Signal	deembedding	
		Site 1	Site 2
	rfin1	"deembedding/Gain_1.citi"	"deembedding/Gain_2.citi"
	rfOut1		

Signals Utility Properties Routing Source

```

1 dutboard dutboard1 {
2
3     sites = 2;
4
5
6     signal rfin1 {
7         site 1 { pogo = 90101; deembedding= "deembedding/Gain_1.citi"; }
8         site 2 { pogo = 90109; deembedding= "deembedding/Gain_2.citi"; }
9     }
10
11    signal rfOut1 {
12        site 1 { pogo = 90208; }
13        site 2 { pogo = 90114; }
14    }
15 }

```

The *property element* allows to define multiple deembedding settings, which
can be distinguished by *tags*.
Such a *tag* can be referenced by a *specification file*, for example, when
setting up an *action* “modulated” of the “rfSim” *instrument*.

Lab 02: DUT Board Description

Lecture 05: Building Blocks of Test Programs

Lab 03: Test Program

Lecture 06: Testflow and Test Suites

Lab 04: Testflow

Lecture 07: Operating Sequence

Lab 05: Operating Sequence

Lecture 08: Hardware Overview*

Lecture 09: Instruments

Lecture 10: Basics Level and Timing*

Lecture 11: Specification Files - Digital Setups

Lab 06: Timing Sets and Level Sets

Lecture 12: Specification Files - Multi Domains

Lab 07: Timing Debug

Lecture 13: Patterns

Lab 08+09: X-Mode + Pattern Debug

Lecture 14: Actions, Patterns and Transactions

Lab 10: DC Measurement

Lecture 15: Technical Documentation Center

Lecture 16: Testflow File

Lab 11: Test Method Library*

Lecture 17: Test Methods – Introduction

Lab 12: Test Method Creation

Lecture 18: Test Methods – Basics

Lecture 19: Test Methods – Multi Site Types

Lab 13: Test Setup Modifications

Lecture 20: Test Methods – Result Access

Lab 14: Retrieving Test Results

Lecture 21: Datalogging

Lab 15: Datalogging

Lecture 22: Binning

Lecture 23: Usage of Test Tables

Lecture 24: Content of Test Tables

Lecture 25: Test Program Execution and Debug

Lecture 26: Internal Steps of Test Program Execution

Lecture 27: Protocol Aware – Introduction

Lab 16: Protocol Aware Setup Files*

Lecture 28: Test Methods – Programmatic Setup Generation*

Lab 17: Setup Generation in Test Methods*

Lecture 29: Test Methods – Parameters*

Lecture 30: Debug Tools

Lab 18: Debugging Measurement Setups

Lecture 31: Characterization Tools

Lab 19: Characterization/Shmoo*

Lecture 32: Recommended Setup Structure

Lecture 33: Utility Lines

Lecture 34: Licensing

Lecture 35: TCCT

Lecture 36: Test Program Migration Framework*

Lecture 37: Conversion of STIL files*

Open Questions

Feedback

进阶+++
