V93000 SmarTest 8 Basic User Training

Version 8.2.5

V93000 SmarTest 8 Basic User Training
Lecture 01: Introduction, Concepts and Software overview
Lecture 02: SmarTest Projects
Lab 01: Preparation and Prerequisites
Lecture 03: Test Program File
Lecture 04: DUT Board Description File
Lab 02: DUT Board Description
Lecture 05: Building Blocks of Test Programs
Lab 03: Test Program
Lecture 06: Testflow and Test Suites
Lab 04: Testflow
Lecture 07: Operating Sequence
Lab 05: Operating Sequence
Lecture 08: Hardware Overview*
Lecture 09: Instruments
Lecture 10: Basics Level and Timing*
Lecture 11: Specification Files - Digital Setups
Lab 06: Timing Sets and Level Sets
Lecture 12: Specification Files - Multi Domains
Lab 07: Timing Debug
Lecture 13: Patterns
Lab 08+09: X-Mode + Pattern Debug
Lecture 14: Actions, Patterns and Transactions
Lab 10: DC Measurement
Lecture 15: Technical Documentation Center
Lecture 16: Testflow File
Lab 11: Test Method Library*
Lecture 17: Test Methods – Introduction
Lab 12: Test Method Creation
Lecture 18: Test Methods – Basics
Lecture 19: Test Methods – Multi Site Types
Lab 13: Test Setup Modifications
Lecture 20: Test Methods – Result Access
Lab 14: Retrieving Test Results
Lecture 21: Datalogging
Lab 15: Datalogging
Lecture 22: Binning
Lecture 23: Usage of Test Tables
Lecture 24: Content of Test Tables
Lecture 25: Test Program Execution and Debug
Lecture 26: Internal Steps of Test Program Execution
Lecture 27: Protocol Aware – Introduction
Lab 16: Protocol Aware Setup Files*
Lecture 28: Test Methods – Programmatic Setup Generation*
Lab 17: Setup Generation in Test Methods*
Lecture 29: Test Methods – Parameters*
Lecture 30: Debug Tools

Lab 18: Debugging Measurement Setups

Lecture 31: Characterization Tools Lab 19: Characterization/Shmoo* Lecture 32: Recommended Setup Structure Lecture 33: Utility Lines Lecture 34: Licensing Lecture 35: TCCT Lecture 36: Test Program Migration Framework*

Lecture 37: Conversion of STIL files*

Open Questions

Feedback


讲阶+++

Introduction/Agenda


Lecture 01: Introduction, Concepts and Software overview

- Key Objectives of SmarTest 8
 - 1. Enable the **shortest** time from **tape-out to volume production**.
 - 2. Enable best test program development efficiency.
 - 3. Offer the fastest test throughput for manufacturing test of complex SOC/SiP/TSV and also small low complexity devices.

SmarTest 8 enables WaveScale and SmartScale




- SmarTest 8 Values
 - 1. Simple synchronization across domains



2. Unified setups and tools

Hardware Abstraction: awg, clock, dcVI, digInout...


Multi Domain Tools: Timing Debug, digital/analog/RF/DC/PA...



3. Reuse

Every node of a testflow can be a test suite or another testflow.

Every testflow can have input and output parameters.



4. Collaborative development

• Flexible file structure for setup files • Allows a dedicated file for a setup entity • Integrated support for SVN and GIT • Links to external setup files

5. Assisted setup generation

SmarTest Setup Format (SSF)

快捷键: ctrl-space, F3


视图切换:例如 pin定义

6. Smart test methods

单site扩展成多site容易 支持特定site的数据处理 结果支持后台运算

7. Java

• graphical tools




- (1) Package Explorer
- (2) Testflow Editor
- (3) Measurement View
- (4) Instrument View
- (5) Result View
- (6) Operating Sequence View

Lecture 02: SmarTest Projects


• SmarTest 8 Project

– Java Libraries – V93000 System Libraries – Source Folders – Configuration Files – Compile/Build Directories



Project Setup

- 1. Creat new SmarTest Project
- 2. Import SmarTest Project



Lab 01: Preparation and Prerequisites

• Start SmarTest 8 with the correct model file. • Create a workspace • Change the view • Import the SmarTest 8 project (i.e. test program) used in the lab

Lecture 03: Test Program File

Test Program File




The *test program file* is in the **top position of the file hierarchy** of a SmarTest 8 project.

It contains or refers to all the information required to describe the test program for a specific DUT.

The *test program file* points to licenses, sets global variables, refers to flows to be executed, determines which sites are used, and more.

The *test program file* must be stored like all other setup files within a *source folder*.


DUT Board Description File




The DUT board description file lists

- signals and the mapping to pogo pins,
- conditional routing,
- switches,
- ganging,
- signal properties like impedance, fixture delay, settling time, etc.

- Main Flow File
- Auxiliary Flow Files




example



Ctrl+Space

Available Key Words in the Test Program File



Lecture 04: DUT Board Description File

example

Clock Pulse Input

Mode Select Inputs

Parallel Outputs

Serial Outputs

1/04-

1/02-

1/00.

Pin Description

Pin Names

DS.

DS₇

MR

OE. OE

1/00-1/07

Q₀, Q₇

DUT board Signal list: 4 sites

DUT board allocation


Signal



4 8 7 3 5

SmarTest DUT board description

Signal	disabled	Pogo			
		Site 1	Site 2	Site 3	Site 4
SO	false	10507	10607	11015	30104
OE1	false	30209	30211	30205	30208
OE2	false	30210	30212	30206	30207
10_6	false	10506	10606	11013	30103
10_4	false	10505	10605	11011	30105
10_2	false	10504	10604	11009	30102



Trace on interface-PCB from Pogo-block to device pin

dutboard = crossconnect.common.BasicLab;

-1/07

-1/05

-1/03

-1/0,

-CP

14

Description


Serial Data Input for Right Shift

Serial Data Input for Left Shift

Asynchronous Master Reset

3-STATE Output Enable Inputs

Parallel Data Inputs or 3-STATE



Name of the DUT board description and its file name must match

The total number of sites


Signal name


"dutboard", "sites", "signal", "site" and "pogo" are keywords of the syntax.

The syntax for assigning a pogo is the same for the different types of channels:

- digital,
- analog.
- RF.
- power supplies.


The *signal* "S0" is a logical input to the DUT or a logical output from the DUT.






Ganging DPS Channels

Syntax:







• DUT Boards with Switches




RF Pins Setup





Deembedding is used to compensate for RF DUT board traces. The optional data is stored in dedicated "*.s2p" files (Touchstone format) or "*.citi" files (Common Instruction Transfer and Interchange files).



The *property element* allows to define multiple deembedding settings, which can be distinguished by *tags*.

Such a *tag* can be referenced by a *specification file*, for example, when setting up an *action* "modulated" of the "rfSim" *instrument*.

Lab 02: DUT Board Description

Lecture 05: Building Blocks of Test Programs

Lab 03: Test Program

Lecture 06: Testflow and Test Suites

Lab 04: Testflow

Lecture	07: 0	Operating	Sequence
		- P	

Lab 05: Operating Sequence

Lecture 08: Hardware Overview*

Lecture 09: Instruments

Lecture 10: Basics Level and Timing*

Lecture 11: Specification Files - Digital Setups

Lab 06: Timing Sets and Level Sets

Lecture 12: Specification Files - Multi Domains

Lab 07: Timing Debug

Lecture 13: Patterns

Lab 08+09: X-Mode + Pattern Debug

Lecture 14: Actions, Patterns and Transactions

Lab 10: DC Measurement

Lecture 15: Technical Documentation Center

Lecture	16:	Testflow	File
---------	-----	-----------------	------

Lab 11: Test Method Library*

Lecture 17: Test Methods – Introduction

Lab 12: Test Method Creation

Lecture 18: Test Methods - Basics

Lecture 19: Test Methods – Multi Site Types

Lab 13: Test Setup Modifications

Lecture 20: Test Methods - Result Access

Lab 14: Retrieving Test Results

Lecture 21: Datalogging

Lab 15: Datalogging

Lecture 22: Binning

Lecture 23: Usage of Test Tables

Lecture 24: Content of Test Tables

Lecture 25: Test Program Execution and Debug Lecture 26: Internal Steps of Test Program Execution **Lecture 27: Protocol Aware – Introduction Lab 16: Protocol Aware Setup Files* Lecture 28: Test Methods – Programmatic Setup Generation*** Lab 17: Setup Generation in Test Methods* Lecture 29: Test Methods - Parameters* **Lecture 30: Debug Tools Lab 18: Debugging Measurement Setups** Lecture 31: Characterization Tools Lab 19: Characterization/Shmoo* **Lecture 32: Recommended Setup Structure Lecture 33: Utility Lines Lecture 34: Licensing** Lecture 35: TCCT **Lecture 36: Test Program Migration Framework*** Lecture 37: Conversion of STIL files* **Open Questions Feedback**