# The implementation of AArch64 Neon<sup>™</sup> in LLVM

Jiangning Liu
Principal Software Engineer
ARM

## Agenda

- AArch64 Overview
- AArch64 Neon<sup>™</sup> implementation
- Clang/LLVM vs. GCC
- Acknowledgments

#### AArch64 Overview

- AArch64 is orthogonal with ARM v8.
- 32-bit instruction width.
- Conditional or predicated execution is unavailable.
- VFP and Neon<sup>™</sup> share the same register file.

#### AArch64 Neon™

- 32 128-bit registers.
  - 64-bit or even smaller registers are 1:1 map with 128bit.
- Has cmp&select but no branch instruction
- SIMD and SISD support
- Support FMA following IEEE754
- Some misc but powerful instructions
  - Saturating calculation
  - Permutation/extract/table lookup


#### Implementation Goals

- Support all instructions in AArch64 NEON™
- Support all ACLE intrinsics
- Provide ARM 32-bit backward compatibility
- Integrated assembler on by default
  - MC Layer completeness: instruction printing, asm parsing, assembling, disassembling.

## **AArch64 Neon™ Implementation Status**

Instruction Class	100% complete	Complete except community code review
AdvSIMD (imm)	1 4	
AdvSIMD (3 same)	8 0	
AdvSISD (3 same)	3 2	
AdvSIMD (lselem)	1 3	1
AdvSIMD (lsone)		3 6
AdvSIMD (3 diff)	2 6	
AdvSIMD (misc)	6 2	
AdvSIMD (across)	2 3	
AdvSIMD (insdup)	2 4	2
AdvSIMD (by element)	18	
AdvSIMD (shift)	2 8	
AdvSIMD (table)	8	
AdvSIMD (perm)	6	
AdvSIMD (extract)	2	
AdvSISD (3 diff)	3	
AdvSISD (misc)	3 6	
AdvSISD (pairwise)	6	
AdvSISD (copy)	3	1
AdvSISD (by element)	1 0	
AdvSISD (shift)	2 4	
AdvSIMD (lselem-post)	1 4	
AdvSIMD (lsone-post)		3 6
AdvSIMD Crypto (aes)	4	
AdvSIMD Crypto (3 sha)	7	
AdvSIMD Crypto (sha)	3	
	4 4 6	7 6
	85.44%	100.00%

# Implement AArch64 Neon™



### Implementation Details

- Minimize LLVM IR intrinsics
  - Reusing ARM definitions when possible
- Shared arm\_neon.h between ARM and AArch64
- MI-based scheduler turned on by default
  - Overloaded memory cost model in Selection DAG-based scheduler causes issues
- Using RegisterOperand instead of Register class when defining Neon<sup>™</sup> registers.
  - Avoid redundant register transformation between GPR and VPR.

#### Design Level Challenges

- Determine where to do lowering
  - front-end
  - back-end
- Determine how to do instruction selection
  - Write good and clean tablegen patterns
  - Write CPP code in IselDagToDag
- Determine scalar data type representation
  - One element vector
  - Pure scalar

#### Effective Table Gen

```
class Neonl 2VElem<br/>bit q, bit u, bits<2> size, bits<4> opcode,
           dag outs, dag ins, string asmstr,
           list<dag> patterns, InstrItinClass itin>
 : A64InstRdnm<outs, ins, asmstr, patterns, itin> {
 let Inst{31} = 0b0;
 let Inst{30} = q;
 let Inst{29} = u;
 let Inst{28-24} = 0b01111;
 let Inst{23-22} = size;
 // I in Inst{21}
 // m in Inst{20}←
 // Inherit Rm in 19-16
 let Inst{15-12} = opcode;
 // h in Inst{11}
 let Inst{10} = 0b0:
 // Inherit Rn in 9-5
 // Inherit Rd in 4-0
class NI 2VE<br/>bit q, bit u, bits<2> size, bits<4> opcode,
       string asmop, string ResS, string OpS, string EleOpS,
       Operand Oplmm, RegisterOperand ResVPR,
       RegisterOperand OpVPR, RegisterOperand EleOpVPR>
 : Neonl 2VElem<q, u, size, opcode,
  (outs ResVPR:$Rd),
  (ins ResVPR:$src, OpVPR:$Rn, EleOpVPR:$Re, OpImm:$Index),
  asmop # "\t$Rd." # ResS # ", $Rn." # OpS # ", $Re." # EleOpS
# "[$Index]",
  Noltinerary> {
 bits<3> Index:
 bits<5> Re;
 let Constraints = "$src = $Rd";
```

```
multiclass NI_2VE_v2<br/>bit u, bits<4> opcode, string asmop> {
 // vector register class for element is
 // always 128-bit to cover the max index
def 4s4s: NI 2VE<0b1, u, 0b10, opcode, asmop, "4s", "4s", "s",
           neon uimm2 bare, VPR128, VPR128, VPR128> {
  let Inst{11} = {Index{1}};
  let Inst{21} = {Index{0}};
  - | et Inst{20-16} = Re;
defm FMLAvve: NI_2VE_v2<0b0, 0b0001, "fmla">;
// Pattern for lane in 64-bit vector
class NI_2VEswap_lane<Instruction INST,
           Operand Oplmm, SDPatternOperator op,
           RegisterOperand ResVPR, RegisterOperand OpVPR,
           ValueType ResTy, ValueType OpTy,
           SDPatternOperator coreop>
 : Pat<(ResTy (op (ResTy (coreop (OpTy OpVPR:$Re), (i64
Oplmm:$Index))), (ResTy ResVPR:$Rn), (ResTy ResVPR:$src))),
  (INST ResVPR:$src, ResVPR:$Rn,
     (SUBREG TO REG (i64 0), OpVPR:$Re, sub 64),
     Oplmm:$Index)>;
multiclass NI_2VE_fma_v2_pat<
              string subop, SDPatternOperator op> {
def: NI 2VEswap lane<
     !cast<Instruction>(subop # " 4s4s"),
     neon uimm1 bare, op, VPR128, VPR64, v4f32, v2f32,
     BinOpFrag<(Neon vduplane
                 (Neon combine 4f node:$LHS, undef),
                  node:$RHS)>>; ...
defm FMLA_lane_v2_s : NI_2VE_fma_v2_pat<"FMLAvve", fma>;
```

#### **Testing**

- LLVM Regression tests
  - Assembling, disassembling, codegen (.ll, .c, .txt)
- LLVM auto-generated ACLE tests
  - arm\_neon\_test.h, arm\_neon\_sema.h
- ARM's MC Hammer test
  - MC layer test against golden implementation
- ARM's Emperor tests
  - Randomly generated ACLE composition test
- Other vector workloads to test pattern matching

#### **Future Work**

- Complete NEON<sup>™</sup> implementation by end of Nov.
   2013
- Performance tuning
  - Investigate regressions compared to the most recent GCC
    - Use ARM's foundation model available at <a href="http://www.linaro.org/engineering/engineering-projects/armv8">http://www.linaro.org/engineering/engineering-projects/armv8</a>
  - Add micro-architecture description to MI-based scheduler
    - Based on ARM's code generation guidelines
  - Explore sub-word level parallelism (SLP)
    - Improve pattern matching quality for vectorizers.

## Clang/LLVM vs. GCC

	GCC	Clang/LLVM
1	Limited C++ code	C++ code base, more modulized
2	GPL License	UIUC License (FreeBSD Style)
3	A compiler tool chain only	A building block for compiler technology
4	Can only support one ISA for a single compiler build	Can support multiple different ISAs simultaneously with a single build
	IR can be dumped for reading purpose only	IR itself is a language, and can feed middle-end passes directly
6	LISP-like .md description for back-end code generation	tablegen domain specific language for retargetable code description
7	Use Tcl syntax in deja GNU framework	Use lit and FileCheck tools only
8	Must generate assembly code first	Can generate binary through MC layer directly
	front-end and back-end are tightly combined	"LLVM" can be built independently without clang
10	No JIT support	Naturally support JIT/MCJIT building block

#### Acknowledgments

- Ana Pazos (QuIC Inc.)
- Hao Liu (ARM Ltd. Shanghai)
- Kevin Qin (ARM Ltd. Shanghai)
- Chad Rosier (QuIC Inc.)
- Tim Northover (Apple)
- Clang and LLVM community reviewers