

# Port GCC to a new architecture Case study: *nds32*

2013.11.16 Chung-Ju Wu ( 吳中如 )



### Overview of Andes Technology

#### **Corporate Highlights**

- Founded in 2005 in Hsinchu Science Park, Taiwan, ROC
- Core team from AMD, DEC, Intel, MIPS, nVidia and Sun.
- Listed in EETimes' Silicon 60 Hot Startups to Watch (2012)

#### **Technology and Products**

Innovate performance efficient processor IP solutions for SoC

#### **Market and Business Status**

- Emerging applications
  - Smart and Green electronic devices
  - From Internet of Things to Cloud Computing
- >50 licensees and >300M Andes-Embedded™ SoC's
- >60 partners

Andes Embedded™ N13/N12/N10/N9 /N8/SN8/N7


#### Products and Infrastructure

Processor Cores Processor
Architecture

AndeStar

AndeStar

smw.adm \$r1,[\$sp],\$r5,0x0
smw.adm \$sp,[\$sp],\$sp,0x2
addi \$sp,\$sp,-8
sethi \$r1,0x50a
lwi \$r1,[\$r1+#0x98]
mov55 \$r2,\$r0
mov55 \$r0,\$r1
lwi \$r1,[\$r1+#0x8]
addi \$r3,\$sp,12



Development Platforms AndeShape





## **Development Tools**




#### Software Stacks AndeSoft™





#### Examples of Andes-Embedded™ SoC



**Driving Innovations™** 

#### GCC Internal terms

- Machine Description
- RTL / RTX
- naming patterns
- predicate functions
- constraint / alternative
- Target Macros / Target Hooks
- Makefile fragment



#### A new target for GCC includes...

- Five necessary parts:
  - 1. configure for nds32 port
  - 2. nds32 machine description
  - 3. nds32 libgcc
  - 4. nds32 testsuite
  - 5. nds32 documentation



#### Add nds32 in configure part

#### ❖ 目標:

- config.sub
- gcc/config.gcc
- libgcc/config.host

#### gcc/config.gcc

```
091 msp430*-*-*)
092
            tm file="dbxelf.h elfos.h newlib-stdint.h ${tm file}"
093
            c target objs="msp430-c.o"
            cxx target objs="msp430-c.o"
            target has targetm common=no
            tmake file="${tmake file} msp430/t-msp430"
    nds32le-*-*)
            target cpu default="0"
100
            tm defines="${tm defines}"
101
            tm file="dbxelf.h elfos.h newlib-stdint.h ${tm file}"
102
            tmake file="nds32/t-mlibs"
(104 nds32be-*-*)
105
            target cpu default="0|MASK BIG ENDIAN"
106
            tm defines="${tm defines} TARGET BIG ENDIAN DEFAULT=1"
107
            tm file="dbxelf.h elfos.h newlib-stdint.h ${tm file}"
108
            tmake file="nds32/t-mlibs"
109
2110 pdp11-*-*)
1111
            tm file="${tm file} newlib-stdint.h"
2112
            use_gcc_stdint=wrap
113
```

#### config.sub

```
| mipsr5900 | mipsr5900el \
             | mipstx39 | mipstx39el \
295
              | mn10200 | mn10300 \
296
             | moxie \
297
             mt \
             msp430
299
                      | nds32<mark>le | nds32</mark>be \
300
               nios | nios2 \
301
               ns16k | ns32k \
302
               open8 \
303
              or32 \
               pdp10 | pdp11 | pj | pjl \
```

#### libgcc/config.host

```
tmake_file="$tm_file t-crtstuff t-fdpbit msp430/t-msp430"
           tmake_file="${tmake_file} mds32/t-
           extra parts="crtbegin1.0 crtend1.0 libads
           # Append library definition makefile fragment according to --wi
862
           case "${with
                          ds32 lib}" in
           "" | newlib)
                   # Append library definition makefile fragment t-n
                   # Append 'soft-fp' software floating point make rule fr
                   tmake file="${tmake file} "
B67
                   # Append library definition makefile fragment t-n
                   # The software floating point library is included in mo
                   tmake file="${tmake file}
                   echo "Cannot accept --with-nds32-lib=$with nds32 lib, av
           esac
           tmake file="pdp11/t-pdp11 t-fdpbit"
```

#### 2. machine description

## Add nds32 machine description

- ❖目標
  - gcc/common/config/nds32
  - gcc/config/nds32
- ❖如何新增一個自己的 target ?
  - 挑一個簡單的 target
    - 何謂簡單?行數少!
    - cp -a msp430 nds32
  - 回頭處理 gcc/config.gcc libgcc/config.host
    - · 從 msp430 照抄,改名
    - 所有 msp430 [] nds32

```
30344
30345 return false;
30346
30347 }
30348
30349 /* Implement the TARGET_ASAN_SHADOW_OFFSET hook. */
30350
30351 static unsigned HOST_WIDE_INT
30352 arm_asan_shadow_offset (void)
30353 {
30354 return (unsigned HOST_WIDE_INT) 1 << 29;
30355 }
30356
30357 #include "gt-arm.h"
"arm.c" 30357L, 891732C
```

```
44070 #undef TARGET_FLOAT_EXCEPTIONS_ROUNDING_SUPPORTED_P
44071 #define TARGET_FLOAT_EXCEPTIONS_ROUNDING_SUPPORTED_P \
44072    ix86_float_exceptions_rounding_supported_p
44073
44074 struct gcc_target targetm = TARGET_INITIALIZER;
44075 ^L
44076 #include "gt-i386.h"
"i386.c" 44076L, 1386487C
```

```
2151 /* First we logically shift right by one. Now we know
2152 that the top bit is zero and we can use the arithmetic
2153 right shift instruction to perform the rest of the shift. */
2154 return "rrum.w\t#1, %0 { rpt\t%22 { rrax.w\t%0"; /* Six bytes. */
2155 }
2156 ^L
2157 struct gcc_target targetm = TARGET_INITIALIZER;
2158
2159 #include "gt-msp430.h"
"msp430.c" 2159L, 58744C
```



## Add nds32 machine description

❖目錄下的檔案改名以 nds32 開頭


```
jasonwucj@atcsqa09 /playground/jasonwucj/try-hellogcc/gcc-4.9.0/gcc/config/nds32
$ ls
constraints.md msp430.c msp430-c.c msp430.h msp430.md msp430-modes.def msp430.opt msp430-protos.h predicates.md README.txt t-msp430
jasonwucj@atcsqa09 /playground/jasonwucj/try-hellogcc/gcc-4.9.0/gcc/config/nds32
$ ls
constraints.md nds32.c nds32-c.c nds32.h nds32.md nds32-modes.def nds32.opt nds32-protos.h predicates.md README.txt t-nds32
```

- ❖簡述相關檔案功能
  - nds32.c / nds32.h / nds32.md / nds32-protos.h
  - nds32.opt / nds32-opts.h
  - predicates.md / constraints.md
  - t-nds32




### 修改 back end 流程

- ❖所有 msp430\_xxx 的 function 或 variables
  - 改名成 nds32\_xxx



## 開始調校 machine description

- Start to re-implement target specific parts
  - GCC Internal: Chapter.10
  - GCC Internal: Chapter.16 & Chapter.17
- ❖修改建議順序
  - nds32.h
  - nds32.md
  - nds32.c



#### 2. machine description

#### nds32 registers

- ❖ nds32.h
  - 定義 data type size
  - 定義 target registers

```
825 #define REGISTER_NAMES

826 {

827  "$r0", "$r1", "$r2", "$r3", "$r4", "$r5", "$r6", "$r7", \
828  "$r8", "$r9", "$r10", "$r11", "$r12", "$r13", "$r14", "$ta", \
829  "$r16", "$r17", "$r18", "$r19", "$r20", "$r21", "$r22", "$r23", \
830  "$r24", "$r25", "$r26", "$r27", "$fp", "$gp", "$lp", "$sp", \
831  "$AP",
832  "$SFP"

833 }
```

```
/* Layout of Source Language Data Types.
452
453 #define INT TYPE SIZE
454 #define SHORT TYPE SIZE
455 #define LONG TYPE SIZE
                                     32
456 #define LONG LONG TYPE SIZE
                                     64
457
458 #define FLOAT TYPE SIZE
   #define DOUBLE TYPE SIZE
460 #define LONG DOUBLE TYPE SIZE
                                     64
461
   #define DEFAULT SIGNED CHAR 1
463
464 #define SIZE TYPE "long unsigned int"
465 #define PTRDIFF TYPE "long int"
466 #define WCHAR TYPE "short unsigned int"
    #define WCHAR TYPE SIZE 16
```

```
508 /* Identifies the registers that are not available for general allocation of values that must live across function calls -- so they are caller-save registers.

510 0: callee-save registers

511 1: caller-save registers

512 0: callee-save registers

513 1: caller-save registers

514 #define CALL_USED_REGISTERS

515 { /* r0 r1 r2 r3 r4 r5 r6 r7 */ \
516 1, 1, 1, 1, 1, 1, 0, 0, \
517 /* r8 r9 r10 r11 r12 r13 r14 r15 */ \
518 0, 0, 0, 0, 0, 0, 0, 0, 1, \
519 /* r16 r17 r18 r19 r20 r21 r22 r23 */ \
520 1, 1, 1, 1, 1, 1, 1, 1, 1, \
521 /* r24 r25 r26 r27 r28 r29 r30 r31 */ \
522 1, 1, 1, 1, 0, 1, 0, 1, \
523 /* ARG_POINTER:32 */ \
524 1, \
525 /* FRAME_POINTER:33 */ \
526 1
```



592 #define REG CLASS NAMES

593

#### nds32 registers

- ❖ nds32.h
  - 32-bit / 16-bit 混合式 instructions
  - 依據 register numbers 分等級

```
594
                                                                            "NO REGS",
                                                                     595
                                                                           "R15 TA REG",
567 /* Register Classes.
                                                                     596
                                                                           "STACK REG",
                                                                     597
                                                                           "LOW REGS",
569 /* In nds32 target, we have three levels of registers:
                                                                     598
                                                                           "MIDDLE REGS",
        Low cost regsiters
                               : $r0 ~ $r7
                                                                     599
                                                                           "HIGH REGS",
571
      Middle cost registers : $r8 ~ $r11, $r16 ~ $r19
                                                                           "GENERAL REGS",
572
        High cost registers : $r12 ~ $r14, $r20 ~ $r31
                                                                     601
                                                                           "FRAME REGS",
573
                                                                           "ALL REGS"
                                                                     602
574
       In practice, we have MIDDLE REGS cover LOW REGS regi
                                                                     603
       so that it provides more chance to use low cost reqi
576 enum reg class
577 {
                                        605 #define REG CLASS CONTENTS \
     NO REGS,
                                        606 {
     R15 TA REG,
                                        607
                                              {0x00000000, 0x00000000}, /* NO REGS
     STACK REG,
                                              {0x00008000, 0x00000000}, /* R15 TA REG : 15
                                        608
581
     LOW REGS,
                                              {0x80000000, 0x00000000}, /* STACK REG
                                        609
                                                                                        : 31
     MIDDLE REGS,
                                        610
                                              {Ox000000ff, Ox00000000}, /* LOW REGS
     HIGH REGS,
                                        611
                                              {Ox000f0fff, Ox00000000}, /* MIDDLE REGS : 0-11, 16-19
     GENERAL REGS,
                                        612
                                              {Oxfff07000, 0x00000000}, /* HIGH REGS
                                                                                        : 12-14, 20-31 */
     FRAME REGS,
                                              {Oxffffffff, Ox00000000}, /* GENERAL REGS: 0-31
                                        613
      ALL REGS,
                                              {0x00000000, 0x00000003}, /* FRAME REGS : 32, 33
                                        614
      LIM REG CLASSES
                                        615
                                               {Oxffffffff, Ox00000003} /* ALL REGS
                                                                                        : 0-31, 32, 33 */ \
                                        616 )
                                        617
```

## nds32 spec 設定

#### ♦ nds32.h

- Control compilation driver
- http://gcc.gnu.org/onlinedocs/gcc/Spec-Files.html

```
327 #define OPTION DEFAULT SPECS \
      { "arch", "% { !march=*:-march=% (VALUE) } " }
330 #define CC1 SPEC \
332
333 #define ASM SPEC \
      " %{mbig-endian:-EB} %{mlittle-endian:-EL}"
335
336 /* If user issues -mrelax, -mforce-fp-as-gp, or -mex9,
       we need to pass '--relax' to linker.
       Besides, for -mex9, we need to further pass '--mex9
338
339 #define LINK SPEC \
      " %{mbig-endian:-EB} %{mlittle-endian:-EL}"
     " %{mrelax|mforce-fp-as-gp|mex9:--relax}"
342
      " %{mex9:--mex9}"
344 #define LIB SPEC '
     " -lc -lgloss"
```

如果有 -mbig-endian, 就傳給 assembler -EB

如果有

-mrelax 或 -mforce-fp-as-gp 或 -mex9, 就傳給 linker --relax

直接使用 -lc -lgloss 來指示要一起 link 的 library

如果沒有 -mno-ctor-dtor, 就拉進 crtend1.o





## Fundamental naming patterns

- ❖ nds32.md
  - move patterns
    - movqi, movhi, movsi
  - boolean operations
    - andsi3, iorsi3, xorsi3
  - add/sub/mul/div/shift
    - addsi3, subsi3, mulsi3, divmodsi3, udivmodsi3, ashlsi3, ashrsi3, lshrsi3
  - compare and branch operations
    - cbranchsi4
  - prologue and epilogue
    - prologue, epilogue



### nds32 move pattern

#### \*nds32.md - move pattern

```
(define insn "*mov<mode>"
    [(set (match operand:QIHISI O "nonimmediate operand" "=r, r, U45, U33, U37, U45, m, 1,
          (match operand:QIHISI 1 "nds32 move operand" " r, r, l, l, l, d, r, U45, U33, U37, U45, m, IpO5, IsO5, IsO5, IsO9, Ihig"))]
    switch (which alternative)
142
      case O:
143
       return "mov55\t%0, %1";
145
       return "ori\t%0, %1, 0";
      case 2:
147
      case 3:
                    利用 predicate 來限制指令的可能性
      case 4:
                                                                    搭配不同的
150
        return nds32 output 16bit store (operands, <byte>);
151
      case 6:
152
                                                                    constraints/alternative
        return nds32 output 32bit store (operands, <byte>);
153
      case 8:
155
      case 9:
156
      case 10:
157
        return nds32 output 16bit load (operands, <byte>);
158
        return nds32 output 32bit load (operands, <byte>);
160
      case 12:
                                                            不同的指令
161
       return "movpi45\t%0, %1";
162
      case 13:
                                                                                      可設定此指令的
       return "movi55\t%0, %1";
      case 14:
                                                                                     type 和 length
        return "movi\t%0, %1";
      case 15:
167
        return "sethi\t%0, hi20(%1)";
        gcc unreachable ();
170
    (set_attr "length" " 2, 4,
```

### nds32 boolean pattern

#### nds32.md - boolean pattern

```
(define insn "andsi3"
492
     [(set (match operand:SI O "register operand"
493
            (and:SI (match operand:SI 1 "register operand" " %0, r,
                   (match operand:SI 2 "general operand" " w, r, Izeb, Izeh, Ixls, Ix11,
494
495
496 {
497
     HOST WIDE INT mask = INTVAL (operands[2]);
498
     int zero position;
499
500
     /* 16-bit andi instructions:
501
        andi Rt3, Ra3, Oxff -> zeb33 Rt3, Ra3
502
        andi Rt3, Ra3, Oxfffff -> zeh33 Rt3, Ra3
                                                                   不同的
503
        andi Rt3, Ra3, OxO1 -> x1sb33 Rt3, Ra3
        andi Rt3, Ra3, 0x7ff -> x11b33 Rt3, Ra3
504
                                                                   constraints
        andi Rt3, Rt3, 2^imm3u -> bmski33 Rt3, imm3u
505
        andi Rt3,Rt3,(2^{(mm3u+1)})-1 \rightarrow fexti33 Rt3,imm3u.
506
507
     switch (which alternative)
508
509
510
       case O:
                                                     and 指令有各式各樣的變化
511
         return "and33\t%0, %2";
512
       case 1:
         return "and\t%0, %1, %2";
513
514
       case 2:
515
         return "zeb33\t%0, %1";
                                                      不同的 asm 指令
516
       case 3:
517
         return "zeh33\t%0, %1";
518
       case 4:
         return "xlsb33\t%0, %1";
519
520
        case 5:
         return "x11b33\t%0, %1";
```

#### predicates and constraints

- predicates.md & constraints.md
  - GCC Internal: 16.8.7 Defining Machine-Specific Constraints

```
(define register constraint "1" "LOW REGS"
   (define predicate "nds32 move operand"
                                                                 "LOW register class $r0 ~ $r7")
                                                            32
     (and (match operand 0 "general operand")
         (not (match_code "high,const,symbol_ref,label_ref")) 33
                                                                (define register constraint "d" "MIDDLE REGS"
                                                            34
49
                                                                 "MIDDLE register class $r0 ~ $r11, $r16 ~ $r19")
                                                            35
    /* If the constant op does NOT satisfy Is20 nor Ihig,
       we can not perform move behavior by a single instructi 36
                                                                (define register constraint "h" "HIGH REGS"
    if (CONST INT P (op)
                                                                 "HIGH register class $r12 ~ $r14, $r20 ~ $r31")
        && !satisfies constraint Is20 (op)
                                                            39
        && !satisfies constraint Ihig (op))
                                                            40
      return false;
                                                               (define register constraint "t" "R15 TA REG"
                                                            42
                                                                 "Temporary Assist register $ta (i.e. $r15)")
    return true;
                                                            43
58 })
                                                                (define register constraint "k" "STACK REG"
                                                            45
                                                                 "Stack register $sp")
   (define special predicate "nds32 load multiple operation"
                                                            46
     (match code "parallel")
                                                            47
62 {
    /* To verify 'load' operation, pass 'true' for the second 48
                                                               (define constraint "Iu03"
                                                                 "Unsigned immediate 3-bit value"
                                                            49
       See the implementation in nds32.c for details. */
                                                            50
                                                                  (and (match code "const int")
    return nds32 valid multiple load store (op, true);
                                                                       (match test "ival < (1 << 3) && ival >= 0")))
                                                            51
```

若需要另外呼叫函式:

在 nds32-protos.h 定義 prototypes

在 nds32.c 實作 **Driving Innovations™** 

善用 match\_code 和 match\_test 可使用 satisfies constraint Iu03()



## 實作 target hooks

#### ❖ nds32.c

```
5586 /* Describing Relative Costs of Operations. */
5587
5588 #undef TARGET_REGISTER_MOVE_COST
5589 #define TARGET_REGISTER_MOVE_COST nds32_register_move_cost
5590
5591 #undef TARGET_MEMORY_MOVE_COST
5592 #define TARGET_MEMORY_MOVE_COST nds32_memory_move_cost
5593
5594 #undef TARGET_RTX_COSTS
5595 #define TARGET_RTX_COSTS nds32_rtx_costs
5596
5597 #undef TARGET_ADDRESS_COST
5598 #define TARGET_ADDRESS_COST nds32_address_cost
5599
```

5688 #define TARGET OPTION OVERRIDE nds32 option override

- 1. 先 undef 掉預設的 target hook
- 2. 接上自己的 hook 實作

```
2414 /* Describing Relative Costs of Operations.
                                            att 2415
5673 /* Defining target-specific uses of
5674
                                                2416 static int nds32 register move cost (enum machine mode mode
5675 #undef TARGET ATTRIBUTE TABLE
5676 #define TARGET_ATTRIBUTE_TABLE nds32_attr 2418
                                                                                          reg class t from,
                                                                                          reg class t to)
5677
                                                2419
5678 #undef TARGET MERGE DECL ATTRIBUTES
                                                2420
                                                       if (from == HIGH REGS || to == HIGH REGS)
5679 #define TARGET MERGE DECL ATTRIBUTES nds3
                                                2421
                                                         return 6;
5680
                                                2422
5681 #undef TARGET INSERT ATTRIBUTES
5682 #define TARGET_INSERT_ATTRIBUTES nds32_in_2424 }
                                                       return 2;
5683
                                                2425
5684 #undef TARGET OPTION PRAGMA PARSE
5685 #define TARGET OPTION PRAGMA PARSE nds32 option pragma parse
5686
5687 #undef TARGET OPTION OVERRIDE
```

5689

## 提供 target specific options

- Start to add target specific options
  - GCC Internal: Chapter.8
- ❖修改
  - nds32.opt
    - 設計可用的 options
  - nds32-opts.h
    - 輔助 nds32.opt 的 enum 定義



## 新增、調整、與控制 options

nds32.opt

沒有 -mno-reduced-regs

提供 MASK\_REDUCED\_REGS 可用 TARGET\_REDUCED\_REGS 檢查 -mfull-regs 會清掉此 MASK 設定

```
32 mreduced-regs
33 Target Report RejectNegative Negative(mfull-regs) Mask(REDUCED_REGS)
34 Use reduced-set registers for register allocation.
35
36 mfull-regs
37 Target Report RejectNegative Negative(mreduced-regs) InverseMask(REDUCED_REGS)
38 Use full-set registers for register allocation.
39
40 mcmov
41 Target Report Mask(CMOV)
42 Generate conditional move instructions.
```

石斤

TARGET\_CMOV 檢查

-mcmov / -mno-cmov

#### 以 Negative 讓 -mfull-regs 和 -mreduced-regs

```
/* See if we are using reduced-set registers:
3253
3254
          If so, we must forbid using $r11~$r14, $r16~$r27.
3255
       if (TARGET REDUCED REGS)
3256
3257
           int r:
3258
3259
           /* Prevent register allocator from
3260
              choosing it as doing register allocation.
3261
           for (r = 11; r <= 14; r++)
3262
             fixed regs[r] = call used regs[r] = 1;
3263
           for (r = 16; r <= 27; r++)
             fixed regs[r] = call used regs[r] = 1;
3264
3265
```

## 新增、調整、與控制 options

### nds32.opt / nds32-opts.h

```
68 march=
69 Target RejectNegative Joined Enum(nds32_arch_type) Var(nds32_arch_option) Init(ARCH_V3)
70 Specify the name of the target architecture.
71
72 Enum
73 Name(nds32_arch_type) Type(enum nds32_arch_type)
74
75 EnumValue
76 Enum(nds32_arch_type) String(v2) Value(ARCH_V2)
77
78 EnumValue
79 Enum(nds32_arch_type) String(v3) Value(ARCH_V3)
80
81 Enum(nds32_arch_type) String(v3m) Value(ARCH_V3M)
82 Enum(nds32_arch_type) String(v3m) Value(ARCH_V3M)
```

```
27 /* The various ANDES ISA. */
28 enum nds32_arch_type
29 {
30    ARCH_V2,
31    ARCH_V3,
32    ARCH_V3M
33 );
```

nds32-opts.h 中定義 enum 提供 -march=XXX 的設定



#### Refine machine description design

- How to use unnamed patterns
  - sample of add slli / add srli

```
318 ;; GCC intends to simplify (plus (ashift ...) (reg))
319 ;; into (plus (mult ...) (reg)), so our matching pattern takes 'mult'
320 ;; and needs to ensure it is exact log2 value.
321 (define insn "*add slli"
      [(set (match operand:SI 0 "register operand"
322
                                                                      "=r")
323
            (plus:SI (mult:SI (match operand:SI 1 "register operand"
324
                              (match operand:SI 2 "immediate operand" " i"))
325
                     (match operand:SI 3 "register operand"
                                                                      " r")))]
326
      "TARGET ISA V3
327
      && (exact log2 (INTVAL (operands[2])) != -1)
       && (exact log2 (INTVAL (operands[2])) <= 31)"
                                                            設計 unnamed pattern 來
328
329 {
                                                            提供 GCC 組合出不同
      /* Get floor log2 of the immediate value
330
                                                          */RTX
331
         so that we can generate 'add slli' instruction.
      operands[2] = GEN_INT (floor_log2 (INTVAL (operands[2]的機會
332
333
334
      return "add slli\t%0, %3, %1, %2";
                                                                 也是可以使用自定
335 }
                                                                 的 constraints
336
      [(set attr "type" "alu")
337
       (set attr "length" "4")])
338
    (define insn "*add srli"
340
      [(set (match operand:SI 0 "register operand"
                                                                               r")
341
            (plus:SI (lshiftrt:SI (match operand:SI 1 "register operand"
                                                                               r")
342
                                  (match operand:SI 2 "immediate operand" "
                                                                            Iu05"))
343
                     (match operand:SI 3 "register operand"
                                                                               r")))]
344
      "TARGET ISA V3"
345
      "add srli\t%0, %3, %1, %2"
346
      [(set attr "type" "alu")
       (set attr "length" "4")])
```

#### Refine machine description design

- ❖ How to enable LRA
  - A replacement of GCC reload phase
  - Use target hook: TARGET\_LRA\_P
  - Use reload-stuff as less as you can
  - DO NOT use reload\_in\_progress, use lra\_in\_progress instead
  - It is OK to use reload\_complete
  - Note that the meaning of constraint modifier '\*' is different between reload and LRA



#### Refine machine description design

### Sample of enabling LRA

```
5462 /* Register Classes.
5463
5464 #undef TARGET CLASS MAX NREGS
5465 #define TARGET CLASS MAX NREGS nds32 class max nregs
5466
5467 #undef TARGET LRA P
5468 #define TARGET LRA P hook bool void true
5470 #undef TARGET REGISTER PRIORITY
5471 #define TARGET REGISTER PRIORITY nds32 register priority,
5472
```

```
case SYMBOL REF:
    2319
    2320
    2321
               if (!TARGET GP DIRECT
    2322
                   && (reload completed
    2323
                       || reload in progress
    2324
                       || lra in progress))
    2325
                 return false:
    2326
    2327
               /* (mem (symbol ref A)) => [symbol ref] */
               return !currently expanding to rtl;
    2328
    2329
    2330
             case CONST:
    2331
    2332
               if (!TARGET GP DIRECT
                   && (reload completed
    2333
                       || reload in progress
    2334
                       || lra in progress))
    2335
     2336
                 return false;
Driving
           innovations
```

```
"nonimmediate operand" " 1, r, U33,  m")))]
```

注意 '\*' modifier 在 LRA 與 reload 的意義不一樣

如果你要讓你的 target 同時 存在著 reload 與 LRA 的機 會,在設計 MD patterns 時要 非常小心

GCC Internal: Chapter 16.8.4



## Add nds32 libgcc

- ❖目標
  - libgcc/config/nds32
- ❖ libgcc 與 standard library 不同
  - 提供 implicitly function call 的需求
  - long long a, b, c; c = a + b;
    - call adddi3
  - float x, y, z; z = x \* y;
    - call mulsf3



### makefile fragment

- ❖t-xxx 檔案
- ❖ 参考 libgcc/Makefile.in 行為

```
340
341 tmake_file = @tmake_file@
342 include $(srcdir)/empty.mk $(tmake_file)
343
```

- ❖GCC Internal: Chapter.19
- ❖ libgcc/config/ 下有許多 makefile fragment
- ❖也可提供 nds32 專屬的 makefile fragment



### nds32 libgcc settings

## ❖由 libgcc/config.host 設定所有必要資訊

```
856 nds32*-elf*)
857
            # Basic makefile fragment and extra parts for crt stuff.
858
            # We also append c-isr library implementation.
859
            tmake file="${tmake file} nds32/t-nds32 nds32/t-nds32-isr"
            extra parts="crtbegin1.0 crtend1.0 libnds32 isr.a"
860
861
            # Append library definition makefile fragment according to --with-nds32-lib=X setting.
862
            case "${with nds32 lib}" in
863
            "" | newlib)
864
                    # Append library definition makefile fragment t-nds32-newlib.
865
                    # Append 'soft-fp' software floating point make rule fragment provided by gcc.
866
                    tmake file="${tmake file} nds32/t-nds32-newlib t-softfp-sfdf t-softfp"
867
868
            mculib)
869
                    # Append library definition makefile fragment t-nds32-mculib.
870
                    # The software floating point library is included in mculib.
871
                    tmake file="${tmake file} nds32/t-nds32-mculib"
872
                    ;;
873
874
                    echo "Cannot accept --with-nds32-lib=$with nds32 lib, available values are: newlib mculib" 1>&2
875
                    exit 1
876
                    ;;
877
            esac
```

#### Add nds32 testsuite

- ❖目標
  - gcc/testsuite
  - gcc/testsuite/gcc.target/nds32
- GCC testsuite is using DejaGNU framework
  - GCC Internal: Chapter.7
  - http://gcc.gnu.org/install/test.html
- gcc/testsuite/lib/target-supports.exp
  - 設計屬於自己 target 的檢查

```
459
460 # Return true if profiling is supported on the target.
461
462 proc check_profiling_available ( test_what ) (
463 global profiling_available_saved
```

```
| [istarget mips*-*-elf*]
| [istarget mmix-*-elf*]
| [istarget mmix-*-*]
| [istarget mn10300-*-elf*]
| [istarget moxie-*-elf*]
| [istarget msp430-*-*]
| [istarget nds32*-*-elf]
| [istarget picochip-*-*]
```

4. testsuite

#### general gcc testcases

### gcc/testsuite/\*

```
87 --- gcc/testsuite/gcc.dg/stack-usage-1.c
 88 +++ gcc/testsuite/gcc.dg/stack-usage-1.c
                                                      讓結果可以 PASS
 89 00 -38,6 +38,9 00
        else
 91
          define SIZE 248
        endif
 93 +#elif defined ( nds32
       define SIZE 248 /* 256 - 8 bytes, only $fp and padding bytes are saved in
 95 +
                           the register save area under 00 optimization level. */
    #elif defined ( powerpc64 ) || defined ( ppc64 ) || defined ( POWERPC64 ) ^{	extsf{N}}
           || defined ( PPC64
 101 --- gcc/testsuite/gcc.dg/torture/pr37868.c
 102 +++ gcc/testsuite/gcc.dg/torture/pr37868.c
                                                  令此 testcase 編列為
 103 00 -1,6 +1,6 00
 104 /* { dq-do run } */
                                                  UNSUPPORTED
 106 -/* { dg-skip-if "unaligned access" { arc*-*-* epiphany-*-* sparc*-*-* sh*-*-* tic6x-*-* } "*" "" } */
 107 +/* { dg-skip-if "unaligned access" { arc*-*-* epiphany-*-* nds32*-*-* sparc*-*-* sh*-*-* tic6x-*-* } "*" "" } *,
 61 --- gcc/testsuite/gcc.dg/sibcall-3.c
 62 +++ gcc/testsuite/gcc.dg/sibcall-3.c
                                                      令此 testcase 編列為 XFAIL
 63 00 -5,7 +5,7 00
      Copyright (C) 2002 Free Software Foundation Inc.
      Contributed by Hans-Peter Nilsson <hp@bitrange.com> */
 67 -/* { dg-do run { xfail { { cris-*-* crisv32-*-* h8300-*-* hppa*64*-*-* m32r-*-* mcore-*-* mn10300-*-* xstormy16-*-* v850*-*
 68 +/* { dq-do run { xfail { { cris-*-* crisv32-*-* h8300-*-* hppa*64*-*-* m32r-*-* mcore-*-* mn10300-*-* nds32*-*-* xstormy16-*
    && { ! arm32 } } } } */
 69 /* -mlongcall disables sibcall patterns. */
 71 /* { dg-options "-02 -foptimize-sibling-calls" } */
                                                                                                 TECHNOLOG
```

4. testsuite

### nds32 specific testcases

gcc/testsuite/gcc.target/nds32

```
asonwucj@atcsga09 /playground/jasonwucj/try-hellogcc/gcc-4.9.0/gcc/testsuite/gcc.target/nds32
$ ls
basic-main.c builtin-isb.c builtin-isync.c builtin-mfsr-mtsr.c builtin-mfusr-mtusr.c builtin-setgie-dis.c builtin-setgie-en.c nds32.exp
 172 +++ qcc/testsuite/qcc.target/nds32/basic-main.c
                                                           187 +++ gcc/testsuite/gcc.target/nds32/builtin-isb.c
 173 00 -0,0 +1,9 00
                                                           188 00 -0,0 +1,11 00
 174 +/* This is a basic main function test program.
                                                           189 +/* Verify that we generate isb instruction with
 175 +
                                                           190 +
 191 +/* { dg-do compile { target nds32*-*-* } } */
 177 +/* { dq-options "-00" } */
                                                           192 +/* { dq-options "-00" } */
 178 +
                                                           193 +/* { dq-final { scan-assembler "\\tisb" } }
 179 +int main(void)
                                                           194 +
 180 +{
                                                           195 +void
 181 + return 0;
                                                           196 +test (void)
 182 +}
                                                           197 +{
224 +/* Verify that we generate mfsr/mtsr instruction with 198 + __builtin_nds32_isb ();
                                                           199 +}
225 +
226 +/* { dg-do compile { target nds32*-*-* } } */
227 +/* { dq-options "-00" } */
228 +/* { dq-final { scan-assembler "\\tmfsr" } } */
                                                                                      善用:
229 +/* { dq-final { scan-assembler "\\tmtsr" } }  */
                                                                                       dq-do
231 +#include <nds32 intrinsic.h>
                                                                                       dg-options
 233 +void
                                                                                       dg-final
234 +test (void)
      int ipsw value;
238 + ipsw value = builtin nds32 mfsr ( NDS32 REG IPSW );
       builtin nds32 mtsr (ipsw value, NDS32 REG IPSW );
```

240 +}

#### Add nds32 documentation

#### ❖目標

- gcc/doc/extend.texi
- gcc/doc/install.texi
- gcc/doc/invoke.texi
- gcc/doc/md.texi
- ❖影響 documentation
  - GCC User Manual
  - GCC Internal



#### Add nds32 documentation

- gcc/doc/extend.texi
  - 描述 nds32 專屬 attritube
  - 描述 nds32 專屬 builtin function
- gcc/doc/install.texi
  - 描述 nds32 專屬的 configure 階段 options
- gcc/doc/invoke.texi
  - 描述 nds32 gcc 專屬的 options
- gcc/doc/md.texi
  - 描述 GCC Internal 文件中對 nds32 專屬的 porting



#### Add nds32 documentation

#### ❖Tex/LaTeX 語法

make pdf / make html

```
161 @emph{MSP430 Options}
163
164 +@emph{NDS32 Options}
165 +@gccoptlist{-mbig-endian -mlittle-endian @gol
166 +-mreduced-regs -mfull-regs @gol
167 +-mcmov -mno-cmov @gol
168 +-mperf-ext -mno-perf-ext @gol
169 +-mv3push -mno-v3push @gol
170 +-m16bit -mno-16bit @gol
171 +-mgp-direct -mno-gp-direct @gol
                                              96 once the handler returns.
172 +-misr-vector-size=@var{num} @gol
                                              97 @end table
173 +-mcache-block-size=@var(num) @gol
                                              98
                                              99 +@node NDS32 Built-in Functions
174 +-march=@var{arch} @gol
175 +-mforce-fp-as-gp -mforbid-fp-as-gp @gc<sup>100</sup> +@subsection NDS32 Built-in Functions
                                              101 +
176 +-mex9 -mctor-dtor -mrelax}
                                             102 +These built-in functions are available for the NDS32 target:
177 +
178 @emph{PDP-11 Options}
                                             104 +@deftypefn (Built-in Function) void builtin nds32 isync (int *@var{addr})
                                        -mac(105 +Insert an ISYNC instruction into the instruction stream where
179 @gccoptlist{-mfpu -msoft-float
                                          -mr<sup>106</sup> +@var{addr} is an instruction address for serialization.
.<mark>80 -mbcopy -mbcopy-builtin -mint</mark>32
                                              107 +@end deftypefn
                                             108 +
                                             109 +@deftypefn {Built-in Function} void builtin nds32 isb (void)
                                             110 +Insert an ISB instruction into the instruction stream.
                                             111 +@end deftypefn
                                             113 +@deftypefn (Built-in Function) int builtin nds32 mfsr (int @var(sr))
                                             114 +Return the content of a system register which is mapped by @var(sr).
                                             115 +@end deftypefn
```

#### Summary

- 1. configure for nds32 port
  - config.sub
  - gcc/config.gcc
  - libgcc/config.host
- 2. nds32 machine description
  - gcc/config/nds32
  - gcc/common/config/nds32
- 3. nds32 libgcc
  - libgcc/config/nds32
- 4. nds32 testsuite
  - gcc/testsuite
  - gcc/testsuite/gcc.target/nds32
- 5. nds32 documentation
  - gcc/doc



# Q & A time

Thank You!!

