Design and Implementation of GCC Register Allocation

HelloGCC'2014



Date: Sep 13th, 2014


Kito Cheng

kito.cheng@gmail.com

500,000,000 Andes-Embedded SoC


100





- 7 AndesCores, applications ranging from 8-bit
 CPU upgrade to Linux-based Networking
- Customers mainly in Taiwan and China, but we're growing into Korea, Japan and North America.





Register Allocation

```
int foo(int n)
                                                  foo:
                                                                     $sp, $sp, -8
                                                            addi
                                                            slli
                                                                     $r1, $r0, 1
  int i, y, t, z;
                                                                     $r1, [$sp]
                                                            swi
  int x = n * 2;
                                                                     $r1, 0
                                                           movi
  z = x;
                                                                     $r2, 0
                                                           movi
  int sum = 0;
                                                                     r0, [sp + (4)]
                                                            swi
                                                                     .L2
  for (i=0; i<n; ++i) {
                                                  .L3:
    y = i;
                                                                 $r3, $r2
                                                           mov
    t = z + y;
                                                            lwi
                                                                 $r0, [$sp]
                                                                 $r3, $r0, $r3
                                                            add
    sum = sum + t;
                                                                 $r1, $r1, $r3
                                                            add
                                                            addi
                                                                 $r2, $r2, 1
  return sum;
                                                  .L2:
                                                                 r0, [sp + (4)]
                                                            lwi
                                                           slts $ta, $r2, $r0
                                                                $ta, .L3
                                                           bnez
                                                                 $r0, $r1
                                                           mov
                                                                 $sp, $sp, 8
                                                            addi
                                                            ret
```


Register Allocation

```
int foo(int n)
                                             foo:
  int i, y, t, z;
  int x = n * 2;
  z = x;
  int sum = 0;
  for (i=0; i<n; ++i) {
                                             .L3:
    y = i;
    t = z + y;
    sum = sum + t;
  return sum;
                                             .L2:
```


```
$sp, $sp, -8
addi
slli
          $r1, $r0, 1
          $r1, [$sp]
swi
          $r1, 0
movi
          $r2, 0
movi
          r0, [$sp + (4)]
swi
          .L2
      $r3, $r2
mov
lwi
      $r0, [$sp]
     $r3, $r0, $r3
add
      $r1, $r1, $r3
add
addi
     $r2, $r2, 1
     $r0, [$sp + (4)]
lwi
slts $ta, $r2, $r0
     $ta, .L3
bnez
      $r0, $r1
mov
      $sp, $sp, 8
addi
ret
```

Graph Coloring 基礎理論

```
Graph (圖) = Vertex/Node (點) + Edge (邊) 7
```



Graph (圖) = Vertex/Node (點) + Edge (邊)8





Graph (圖) = Vertex/Node (點) + Edge (邊)9





上色問題就是把點上顏色,並且不能與相鄰的點同顏色


用最經典的演算法上色: 假設有 N 個顏色, 若邊小於 N 個則可隨意上色















那跟 Register Allocation 的關聯?


那跟 Register Allocation 的關聯?




那跟 Register Allocation 的關聯?


Live Range

	а	b	C
a=10, b=20			
c = a + b			






顏色 = Register n個顏色可用 = n個暫存器可用



任意上色一下

```
int a = 10, b = 20;
int c = a + b;
```



假設藍色代表 \$r0, 綠色代表 \$r1 亦即此上色結果所產生的程式碼為 add \$r0, \$r0, \$r1

假設有 N 個顏色, 若邊小於 N 個則可隨意上色

假設有 N 個顏色, 若邊小於 N 個則可隨意上色





以上就是 Graph Coloring-based Register Allocation 的概念

經典 Graph Coloring Register Allocation

Chaitin-Briggs Algorithm


• 在深入 GCC 前先複習下最經典的演算法:






Chaitin-Briggs Algorithm

• 在深入 GCC 前先複習下最經典的演算法:






Example


```
int foo(int n)
  int i, y, t, z;
  int x = n * 2;
  Z = X;
  int sum = 0;
  for (i=0; i<n; ++i) {</pre>
    y = i;
    t = z + y;
    sum = sum + t;
  return sum;
```


build coalesce simplify select ►

CFG


```
int foo(int n)
 int i, y, t, z;
 int x = n * 2;
 z = x;
 int sum = 0;
 for (i=0; i<n; ++i) {
   y = i;
    t = z + y;
    sum = sum + t;
  return sum;
```










	n	Χ	Z	sum	i	У	t
n = arg (n)							
x = n * 2							
z = x							
sum = 0							
i = 0							
i < n?							
y = i							
t = z + y							
sum = sum + t							
i = i + 1							
return sum							








每道指令有兩個 Program point, Read, Write




y 於 y = i 的 Write 時 Live


於 t = z + y 的 Read 時


最後使用




	n	X	Z	sum	i	У	t
n = arg (n)							
x = n * 2							
z = x							
sum = 0							
i = 0							
i < n?							
y = i							
t = z + y							
sum = sum + t							
i = i + 1							
return sum							












	n	X	Z	sum	i	у	t
n = arg (n)							
x = n * 2							
z = x							
sum = 0							
i = 0							
i < n?							
y = i							
t = z + y							
sum = sum + t							
i = i + 1							
return sum							






	n	X	Z	sum	i	у	t
n = arg (n)							
x = n * 2							
z = x							
sum = 0							
i = 0							
i < n?							
y = i							
t = z + y							
sum = sum + t							
i = i + 1							
return sum							


Interference Graph






	n	X	Z	sum	i	У	t
n = arg (n)							
x = n * 2							
z = x							
sum = 0							
i = 0							
i < n?							
y = i							
t = z + y							
sum = sum + t							
i = i + 1							
return sum							

Interference Graph






Coalesce


• Coalesce: 合併


- 若一道 move 指令的**來源與目的**無互相干擾則可進行 Coalesce, 並將圖上對應的點合併
 - -保證兩者分配到相同 Register
 - -move \$r0, \$r0
 - •明顯可移除的指令



	n	X	Z	sum	i	у	t
n = arg (n)							
x = n * 2							
z = x							
sum = 0							
i = 0							
i < n?							
y = i							
t = z + y							
sum = sum + t							
i = i + 1							
return sum							


Coalesce







	n	X	Z	sum	i	у	t
n = arg (n)							
x = n * 2							
z = x							
sum = 0							
i = 0							
i < n?							
y = i							
t = z + y							
sum = sum + t							
i = i + 1							
return sum							


Coalesce








假設有 4 個 Register 可用

















假設有 4 個 Register 可用 => 邊少於 4 都可隨意著色




發現沒邊少於4的點!




假設有 4 個 Register 可用 => 邊少於 4 都可隨意著色



發現沒邊少於 4 的點! => 挑一個 Cost 最低的拿





假設有 4 個 Register 可用 => 邊少於 4 都可隨意著色








發現沒邊少於 4 的點! => 挑一個 Cost 最低的拿




































假設有 4 個 Register 可用 => 邊少於 4 都可隨意著色


sum X/Zу t n*




進入著色階段,從 Stack 中 Pop 出來並著上隨意顏色





i



進入著色階段,從 Stack 中 Pop 出來並著上隨意顏色









進入著色階段,從 Stack 中 Pop 出來並著上隨意顏色










進入著色階段,從 Stack 中 Pop 出來並著上隨意顏色

\$r0 \$r1 \$r2 \$r3










進入著色階段,從 Stack 中 Pop 出來並著上隨意顏色

```
$r0
$r1
$r2
$r3
```









進入著色階段 , 從 Stack 中 Pop 出來並著上隨意顏色

> \$r0 \$r1 \$r2 \$r3






發現 n 得不到任何可用顏色! 進入 Spill 階段


Spill

•當 Register 不足時,則必須將值暫存 到記憶體中,必要時再從記憶體中取回




Spill


return sum



Live Range


```
n = arg(n)
 x = n * 2
  store n
   z = x
  sum = 0
   i = 0
  relaod n
   i < n?
   y = i
 t = z + y
sum = sum + t
 i = i + 1
```






n Χ z sum in = arg(n)x = n * 2store n z = xsum = 0i = 0reload n i < n?y = it = z + ysum = sum + ti = i + 1return sum


Interference Graph








n Χ z sum in = arg(n)x = n * 2store n z = xsum = 0i = 0reload n i < n?y = it = z + ysum = sum + ti = i + 1return sum


Coalesce

















































































i





















у


t


 n^1







\$r0 \$r1 \$r2 \$r3










\$r0 \$r1 \$r2 \$r3









\$r0 \$r1 \$r2 \$r3






```
$r0
    $r1
    $r2
    $r3
n^1 = r0
       sum = r1
n^2 = r3 t = r3
x = r2 y = r3
z = r2 i = r0
```



n = arg(n) x = n * 2 store n z = x sum = 0 i = 0

$n^{1} = \$r0 \text{ sum} = \$r1$ $n^{2} = \$r3 \text{ t} = \$r3$ x = \$r2 y = \$r3z = \$r2 i = \$r0

relaod n i < n? y = i t = z + y sum = sum + t




return sum

i = i + 1

Code Gen

```
$r0 = arg(n)
$r2 = $r0 * 2
store $r0->n
    $r2 = $r2
    $r1 = 0
    $r0 = 0
```



return \$r1

Code Gen

```
n = arg(n)

x = n * 2

store n

z = x

sum = 0

i = 0
n^1 = $r0 sum = $r1

n^2 = $r3 t = $r3

x = $r2 y = $r3

z = $r0
```

因 Coalesce 分配到同 Register!

relaod \$r3<-n \$r0 < \$r3?

\$r3 = \$r0 \$r3 = \$r2+\$r3 \$r1 = \$r1+\$r3

r0 = r0 + 1

return \$r1

i = i + 1

relaod n

i < n?

y = i

t = z + y

sum = sum + t


return sum

n = arg(n) x = n * 2 store n z = x sum = 0 i = 0

$$n^{1} = \$r0 \text{ sum} = \$r1$$

 $n^{2} = \$r3 \text{ t} = \$r3$
 $x = \$r2 \text{ y} = \$r3$
 $z = \$r2 \text{ i} = \$r0$


i = 0 relaod n i < n? y = i t = z + y sum = sum + t



return sum

i = i + 1

Code Gen



return \$r1

• Materialization: 實現化、具體化

- Materialization: 實現化、具體化
- ReMaterialization: 重現化


- Materialization: 實現化、具體化
- ReMaterialization: 重現化

- 在 Briggs 論文中所提出的技術:
 - 若其值可以很便宜的算出來 , 則不進行 Spill, 取而代之直接重算其結果
 - -*便宜的定義因目標不同而意義不同:
 - •-03: Cycle 數少即便宜
 - •-Os: Code size 小即便宜

```
r0 = arg(n)
$r2 = $r0 * 2
store $r0->n
  r1 = 0
  r0 = 0
```

relaod \$r3<-n

\$r0 < \$r3?



```
r0 = arg(n)
r2 = r0 * 2
  r1 = 0
  r0 = 0
```


```
y = i
  t = z + y
sum = sum + t
```

return sum

r3 = r0r3 = r2 + r3r1 = r1 + r3

$$r0 = r0 + 1$$


return \$r1



return \$r1


Split

• 跟 Coalesce 相反 , 也有將一個點拆成兩個的方法




反思 Coalesce

 不好的 Coalesce 決策會造成圖難以著色, 並生出額外的 Spill Code



反思 Coalesce

- 不好的 Coalesce 決策會造成圖難以著色, 並生出額外的 Spill Code
- 但不好的 Split 決策相對會造成多餘 Move



Split or Coalesce

To be or not to be, that is the question

• RA 的學術研究上 , 如何 Split 及 Coalesce 都可單獨成為一篇論文 ...


• Coalesce 在 CGO'07_[1] 時被證明本身也是 NP-Complete

從理論到現實


從理論到現實

- 演算法面看似很容易理解
 - 帶入現實情況就會發現基礎的 Graph Coloring 沒涵蓋一些問題 ...
 - Caller-save reg, Callee-save reg
 - •參數/回傳值放置位置
 - •不同的 Register Class
 - Register Pair
 - 累加器 (Accumulator)
 - Memory Operand

Caller-save Register or Callee-save Register



若 x 被分配到 Caller-save Register



跨越 Function Call 就必須 store/reload

```
x = 10
...
store x
foo()
reload x
...
y = 20
z = x + y
```

Caller-save Register or Callee-save Register

但用到
Callee-save Register
也必須在 Function 開頭
及結尾儲存跟復原

```
foo:
store $r3
...
...
restore $r3
return
```


Caller-save Register or Callee-save Register

• 每個 Register 的使用成本隨著使用情境 不同

• 著色時並非只看能否成功著色 , 選合適的 Register 也是相當重要的一件事


參數 / 回傳值放置位置

- ABI 會規定參數與回傳值放置的方式
 - 以 nds32 為例:第一個參數放 \$r0, 回傳值也放 \$r0



以前面範例來看: 間接的使得 n 以及 sum 都必須使用 \$r0, 否則需 要額外 move 指令

這項限制將會使得上色更 為困難,以這張圖為例, 目前已經是不合法的著色



不同的 Register Class

- 最常見是分為兩大類:
 - Floating Point Register
 - General Purpose Register

衍生思考: 只算帳面 Edge 數 無法正確判定是否可簡單著色

Register Pair

• 在許多架構中兩個 Floating Point Register 可合併成一個 double precision floating point

```
double x = 1.6188888;
float y = 3.144444;
...
```

看起來好像只有一條
Edge 但 x 會吃掉兩個
Register

X

再次思考: 只算帳面 Edge 數 真的不太可靠


累加器 (Accumulator)

- 在 x86 架構中有累加器, 其常見格式為
 - -a = a op b
 - 回想前面例子 , 其分配結果無法直接套 用在累加器架構下 . . .
 - -CB 演算法提出背景是 RISC GPR 架構!

Memory Operand

- 在 CISC 架構中有許多指令 Operand 可 間接定址並且運算
 - addl

eax, -4(%ebp) ! *(%ebp-4) += %eax



sum 若採用 memory operand, 建 構出來的 Graph 會相當不一樣

Graph Coloring 外的選擇

- Linear Scan
- PBQP
- Puzzle
- Network Flow
- ILP

Register Allocation in GCC


GCC RA 演進

• Local + Global + Reload

IRA + Reload-GCC 4.4

• IRA + LRA - GCC 4.8

Local + Global + Reload



Ref: Vladimir. N. .Makarov "Fighting register pressure in GCC", GCC Submit 2004

Reload



What is reload?

A note before reading: reload is being replaced by LRA. Currently (July 2013) LRA is only implemented for x86/x86_64. There is work to bring it to other targets as well. If you are having trouble with reload in GCC 4.9 or later, work on converting your port to use LRA instead. Start with the lra_p target hook.

Reload is the GCC equivalent of Satan. See [gccsource:reload.c], [gccsource:reload1.c], and [gccsource:reload.h] if you have a brave soul. (You'll probably also wind up looking at [gccsource:local-alloc.c] and [gccsource:global.c], the register allocator proper.)

What does reload do?

Good question. The what is still understandable. Don't ask about the how.

Reload does everything, and probably no one exactly knows how much that is. But to give you some idea:

- 1. Spill code generation
- 2. Instruction/register constraint validation
- 3. Constant pool building
- 4 Turning non-strict RTL into strict RTL (doing more of the above in evil ways).

Reload



What is reload?

A note before reading: reload is being replaced by LRA. Currently (July 2013) LRA is only implemented for x86/x86_64. There is work to bring it to other targets as well. If you are having trouble with reload in GCC 4.9 or later, work on converting your port to use LRA instead. Start with the lra_p target hook.

Reload is the GCC equivalent of Satan. See [gccsource:reload.c], [gccsource:reload1.c], and [gccsource:reload.h] if you have a brave soul. (You'll probably also wind up looking at [gccsource:local-alloc.c] and [gccsource:global.c], the register allocator proper.)

What does reload do?

Good question. The what is still

Reload does everything, and pr

- 1. Spill code generation
- 2. Instruction/register constr
- 3. Constant pool building
- 4 Turning non-strict RTL into strict RTL (doing more of the above in evil wavs)

Reload is the GCC equivalent of Satan. See [g probably also wind up looking at [gccsource:lo

Reload

- Spill code generation
- Instruction/register constraint validation
- Constant pool building
- Turning non-strict RTL into strict RTL (doing more of the above in evil ways)
- Register elimination--changing frame pointer references to stack pointer references
- Reload inheritance--essentially a builtin CSE pass on spill code

Reload

- 產生 Spill code
- 驗證所有指令跟暫存器的 Constraint
- 建立 Constant pool
- 把所有 non-strict RTL 轉成 strict RTL
 - 用超多邪惡的方法!!!
- 針對 frame pointer 跟 stack pointer 進行大融合
- 內建小型 CSE


Reload


- 產生 Spill code
- 驗證所有指令跟暫存器的 Constraint
- 建立 Constant pool
- 把所有 non-strict RTL 轉成 strict RTL
 - 用超多邪惡的方法!!!
- 針對 frame pointer 跟 stack pointer 進行大融合
- 內建小型 CSE

Reload 最大問題在於所有東西黏在一團, 難以修改維護...加新功能?別鬧了...


```
git blame reload1.c |awk '{ print $3}' | awk -F - '{ print $1}' | sort | uniq -c git blame reload.c |awk '{ print $3}' | awk -F - '{ print $1}' | sort | uniq -c 110 可透過這兩道指令觀察到 reload 大約都是 199x 年遺留下來的....
```

IRA + Reload






Ref: Vladimir. N. .Makarov, "The top-down regional register allocator for irregular register file architectures"



Ref: Vladimir. N. .Makarov, "The top-down regional register allocator for irregular register file architectures"



Ref: Vladimir. N. .Makarov, "The top-down regional register allocator for irregular register file architectures"

IRA

- CB 演算法為迭代式 (Iterative Style), 但 IRA 整個流程只走一次
 - 時間與品質的取捨
 - 尚未完整整合 Reload

IRA

- Region-based Graph Coloring Register allocation
 - 主要参考 C ALLAHAN , D., AND KOBLENZ , B. Register allocation via hierarchical graph coloring. SIGPLAN 26, 6 (1991),192-203.
 - 要掌握 IRA 理論面 , 至少要讀完 ira.c 註解 上列的幾篇參考文獻

深入觀察 IRA

- •以 nds32 target 為實驗平台
- 透過其 dump 資訊來研究 IRA:
 - nds32le-elf-gcc foo.c -00 -fdump-rtl-ira
 -fira-verbose=9 -fomit-frame-pointer
 - •-00: 避免程式在 Middle-End 時 , 被最佳化 打亂,
 - •-fdump-rtl-ira: 吐出 IRA 的 dump
 - •-fira-verbose=9: 吐出最多的 IRA 資訊
 - •-fomit-frame-pointer: 不用 fp, 以簡化 輸出

Let's hack IRA!

```
diff --qit a/gcc/cfgexpand.c b/gcc/cfgexpand.c
index f6da5d6..9f96d25 100644
--- a/gcc/cfgexpand.c
+++ b/qcc/cfgexpand.c
@@ -5626,7 +5626,8 @@ pass expand::execute (function *fun)
  edge e;
  rtx var_seq, var_ret_seq;
  unsigned i;
+ int saved_optimize = optimize;
+ optimize = 2;
  timevar_push (TV_OUT_OF_SSA);
  rewrite_out_of_ssa (&SA);
  timevar_pop (TV_OUT_OF_SSA);
@@ -5999,6 +6000,7 @@ pass_expand::execute (function *fun)
  timevar_pop (TV_POST_EXPAND);
+ optimize = saved_optimize;
  return 0;
```

避免 GCC, GIMPLE->RTL 因 -00 而產生過度冗餘的 Code

```
diff --qit a/qcc/ira.c b/qcc/ira.c
index ccc6c79..16d3e55 100644
--- a/qcc/ira.c
+++ b/qcc/ira.c
@@ -5032,7 +5032,8 @@ ira (FILE *f)
  int rebuild_p;
  bool saved_flaq_caller_saves = flaq_caller_saves;
  enum ira_region saved_flag_ira_region = flag_ira_region;
+ optimize = 2;
                                    避免 IRA 便宜
+ flag_ira_region = IRA_REGION_ALL;
+ flag_expensive_optimizations = true
                                    行事 , 導致無
  ira_conflicts_p = optimize > 0;
  ira_use_lra_p = targetm.lra_p ();
                                    法觀察
diff --qit a/qcc/ira-build.c b/qcc/ira-build.c
index ee20c09..1a64748 100644
--- a/gcc/ira-build.c
+++ b/gcc/ira-build.c
@@ -2608,6 +2608,8 @@ remove low level allocnos (void)
 static void
 remove_unnecessary_regions (bool all_p)
+ if (!all p)
                             避免 IRA 進行
+ return;
```

Region 融合

if (current_loops == NULL)

return;

if (all_p)

```
diff --qit a/gcc/config/nds32/nds32.h b/gcc/config/nds32/nds32.h
index bbcf100..a345638 100644
--- a/gcc/config/nds32/nds32.h
+++ b/gcc/config/nds32/nds32.h
@@ -503,13 +503,13 @@ enum nds32_builtins
   reserved for other use: $r24, $r25, $r26, $r27 */
#define FIXED_REGISTERS
{ /* r0 r1 r2 r3 r4 r5 r6 r7
      0, 0, 0, 0, 0, 0,
      0, 0, 0, 0, 1, 1, 1,
  /* r8 r9 r10 r11 r12 r13 r14 r15 */ \
      1, 1, 1, 1, 1, 1,
  /* r16 r17 r18 r19 r20 r21 r22 r23 */ \
  /* r24 r25 r26 r27 r28 r29 r30 r31 */ \
      1, 1, 1, 1, 1, 1, 1,
  /* ARG POINTER:32 */
      1,
  /* FRAME POINTER:33 */
@@ -524,13 +524,13 @@ enum nds32_builtins
   1 : caller-save registers */
#define CALL_USED_REGISTERS
{ /* r0 r1 r2 r3 r4 r5 r6 r7
  /* r8 r9 r10 r11 r12 r13 r14 r15
  /* r16 r17 r18 r19 r20 r21 r22 r23 */ \
  /* r24 r25 r26 r27 r28 r29 r30 r31 */ \
  /* ARG_POINTER:32 */
  /* FRAME_POINTER:33 */
```

Let's hack IRA!

為方便小程式就會 Spill, 將 nds32 改成只有 4 個 Register

實驗環境準備

- git clone git://gcc.gnu.org/git/gcc.git ~/gcc-ratest/src
- # 套上前兩頁的修改
- mkdir ~/build-gcc-ra-test
- cd ~/build-gcc-ra-test
- ~/gcc-ra-test/src/configure --prefix=\$HOME/gcc-ra-test --target=nds32le-elf
- make all-gcc -j8 && make install-gcc


IRA

```
int foo(int n)
                                                                                               For each region in preorder
   int i, y, t, z;
                                                                                                    For each subregion
                                                             For each region in postorder
   int x = n * 2;
   z = x;
                                                                                                        Modify allocno
                                             Build IR: regions,
                                                                     Accumulate info
   int sum = 0;
                                                                                         Coloring
                                                                                                        hard register and
                                             allocnos,
                                                                     for the parent
                                             copies, costs
                                                                                                        memory costs
   for (i=0; i<n; ++i) {</pre>
      y = i;
                                                                                       Emitting new
                                                                                                            Spill/restore
                                                                        Caller save
                                                        Rebuilding IR:
      t = z + y;
                                                                                       registers and code
                                                                                                            points move
                                                        one region
                                                                        optimizations
                                                                                       for register shuffling
      sum = sum + t;
   return sum;
```

```
For each region in preorder
                                         For each subregion
            For each region in postorder
Build IR: regions,
                                            Modify allocno
                  Accumulate info
allocnos.
                                 Coloring
                                            hard register and
                  for the parent
copies, costs
                                            memory costs
                                Emitting new
        Rebuilding IR:
                    Caller save
                                               Spill/restore
                                registers and code
                                               points move
        one region
                    optimizations
                                for register shuffling
    (insn 2 4 3 2 (set (reg/v:SI 48 [ n ])
              (reg:SI 0 $r0 [ n ])))
    (insn 6 3 7 2 (set (reg/v:SI 42 [ x ])
              (ashift:SI (reg/v:SI 48 [ n ])
                  (const int 1 \lceil 0x1 \rceil)))
    (insn 7 6 8 2 (set (reg/v:SI 43 [ z ])
              (reg/v:SI 42 [ x ])))
    (insn 8 7 9 2 (set (reg/v:SI 41 [ sum ])
              (const_int 0 [0])))
    (insn 9 8 33 2 (set (reg/v:SI 40 [ i ])
              (const int 0 [0])))
    (jump insn 33 9 34 2 (set (pc)
              (label ref 17)))
    (code label 19 34 12 3 3)
    (insn 13 12 14 3 (set (reg/v:SI 44 [ y ])
              (reg/v:SI 40 [ i ])))
    (insn 14 13 15 3 (set (reg/v:SI 45 [ t ])
              (plus:SI (reg/v:SI 43 [ z ])
                  (reg/v:SI 44 [ y ]))))
    (insn 15 14 16 3 (set (reg/v:SI 41 [ sum ])
              (plus:SI (req/v:SI 41 [ sum ])
                  (reg/v:SI 45 [ t ]))))
    (insn 16 15 17 3 (set (reg/v:SI 40 [ i ])
              (plus:SI (reg/v:SI 40 [ i ])
                  (const int 1 \lceil 0x1 \rceil)))
```

RTL


```
(code label 17 16 18 4 2)
(insn 20 18 21 4 (set (reg:SI 15 $ta)
        (lt:SI (reg/v:SI 40 [ i ])
            (reg/v:SI 48 [ n ]))))
(jump insn 21 20 22 4 (set (pc)
        (if_then_else (ne (reg:SI 15 $ta)
                (const int 0 [0]))
            (label ref 19)
            (pc))))
(insn 23 22 26 5 (set (reg:SI 46 [ D.1385 ])
        (reg/v:SI 41 [ sum ])))
(insn 26 23 30 5 (set (reg:SI 47 [ <retval> ])
        (reg:SI 46 [ D.1385 ])))
(insn 30 26 31 5 (set (reg/i:SI 0 $r0)
        (reg:SI 47 [ <retval> ])))
(insn 31 30 0 5 (use (reg/i:SI 0 $r0)))
```



RTL

上一頁那沱 RTL 大致等價 於右邊的 CFG

```
n(r48) = n(\$r0)
     x(r42) = n(r8) * 2
       z(r43) = x(r42)
        sum(r41) = 0
         i(r40) = 0
      i(r40) < n(r48)?
       y(r44) = i(r40)
  t(r45) = z(r43) + y(r44)
sum(r41) = sum(r41) + t(r45)
    i(r40) = i(r40) + 1
   D.1385(r46) = sum(r41)
< retval > (r47) = D.1385(r46)
    r0 = \langle retval \rangle (r47)
```




Pseudo Register

- GCC RTL 中在 RA 前有無限多 Pseudo Register
 - GCC Pseudo Register 不是 SSA Form


• 相對應的就是 Hard Register

```
(set (reg/v:SI 48 [ n ])
(reg:SI 0 $r0 [ n ]))
```



Pseudo<->Var


Variable Name	Pseudo Register Number	Comment
i	40	
sum	41	
X	42	
У	44	
Z	43	
t	45	
n	48	
D.1385	46	Temp variable create by expand
retval	47	Return Value



ABI

• Expand (Gimple->RTL) 階段時, 會針對參數及 回傳值插入額外 move 指令

```
# 參數
(insn 2 4 3 2 (set (reg/v:SI 48 [ n ])
        (reg:SI 0 $r0 [ n ])) foo.c:2 27 {*movsi}
     (nil))
                                                 第一個參數放 $r0
# 回傳值
(insn 23 22 26 5 (set (reg:SI 46 [ D.1385 ])
        (reg/v:SI 41 [ sum ])) foo.c:12 27 {*movsi}
     (nil))
(insn 26 23 30 5 (set (reg:SI 47 [ <retval> ])
        (reg:SI 46 [ D.1385 ])) foo.c:12 27 {*movsi}
     (nil))
                                                      回傳值也放 $r0
(insn 30 26 31 5 (set (reg/i:SI 0 $r0)
        (reg:SI 47 [ <retval> ])) foo.c:13 27 {*movsi}
     (nil))
```




```
int foo(int n)
 int i, y, t, z;
 int x = n * 2;
 Z = X;
  int sum = 0:
 for (i=0; i<n; ++i)
   y = i;
   t = z + y;
   sum = sum + t;
           Region 1
 return sum;
            Region 0
```

Region

```
n(r48) = n(\$r0)
     x(r42) = n(r8) * 2
       z(r43) = x(r42)
        sum(r41) = 0
         i(r40) = 0
      i(r40) < n(r48)?
      y(r44) = i(r40)
  t(r45) = z(r43) + y(r44)
sum(r41) = sum(r41) + t(r45)
    i(r40) = i(r40) + 1
   D.1385(r46) = sum(r41)
< retval > (r47) = D.1385(r46)
    r0 = \langle retval \rangle (r47)
```


根據 Loop Structure 建立 Region, 若該 Loop Register Pressure 較低則會與

上層 Region 合併



Allocno


- 在 IRA 中 Pseudo Register 並不是點的單位, Allocno 在 IRA 才是等同於圖中的點
 - ira_allcno_t
- 在不同 Region 中一個 Pseudo Register 都有 各自的 Allocno
 - Split by region



Allocno

• 一個 Allocno 由數個 Live Range 組成

- Live Range 在 IRA 中相對應的結構是 live_range_t
 - live_range_t = start/end program point




Build Allocno

IRA DUMP

```
a0(r47,10) costs: LOW_REGS:0,0 MIDDLE_REGS:0,0 GENERAL_REGS:0,0 ALL_REGS:0,0 MEM:2,2 a1(r46,10) costs: LOW_REGS:0,0 MIDDLE_REGS:0,0 GENERAL_REGS:0,0 ALL_REGS:0,0 MEM:2,2 a2(r41,10) costs: LOW_REGS:0,0 MIDDLE_REGS:0,0 GENERAL_REGS:0,0 ALL_REGS:0,0 MEM:6,22 a3(r40,10) costs: LOW_REGS:0,0 MIDDLE_REGS:0,0 GENERAL_REGS:0,0 ALL_REGS:0,0 MEM:5,30 a4(r43,10) costs: LOW_REGS:0,0 MIDDLE_REGS:0,0 GENERAL_REGS:0,0 ALL_REGS:0,0 MEM:1,9 a5(r42,10) costs: LOW_REGS:0,0 MIDDLE_REGS:0,0 GENERAL_REGS:0,0 ALL_REGS:0,0 MEM:9,9 a6(r48,10) costs: LOW_REGS:0,0 MIDDLE_REGS:0,0 GENERAL_REGS:0,0 ALL_REGS:0,0 MEM:9,17 a7(r40,11) costs: LOW_REGS:0,0 MIDDLE_REGS:0,0 GENERAL_REGS:0,0 ALL_REGS:0,0 MEM:25,25 a8(r41,11) costs: LOW_REGS:0,0 MIDDLE_REGS:0,0 GENERAL_REGS:0,0 ALL_REGS:0,0 MEM:16,16 a9(r43,11) costs: LOW_REGS:0,0 MIDDLE_REGS:0,0 GENERAL_REGS:0,0 ALL_REGS:0,0 MEM:8,8 a10(r48,11) costs: LOW_REGS:0,0 MIDDLE_REGS:0,0 GENERAL_REGS:0,0 ALL_REGS:0,0 MEM:8,8 a11(r45,11) costs: LOW_REGS:0,0 MIDDLE_REGS:0,0 GENERAL_REGS:0,0 ALL_REGS:0,0 MEM:8,8 a11(r45,11) costs: LOW_REGS:0,0 MIDDLE_REGS:0,0 GENERAL_REGS:0,0 ALL_REGS:0,0 MEM:8,8 a11(r45,11) costs: LOW_REGS:0,0 MIDDLE_REGS:0,0 GENERAL_REGS:0,0 ALL_REGS:0,0 MEM:9,9
```

a12(r44,l1)
Allocno
Pseudo Register
Region



Build Allocno

```
n(r48/a3) = n($r0)
x(r42/a5) = n(r8/a6) * 2
z(r43/a4) = x(r42/a5)
sum(r41/a2) = 0
i(r40/a3) = 0
```

```
i(r40/a7) < n(r48/a10)?

y(r44/a12) = i(r40/a7)
t(r45/a11) = z(r43/a9) + y(r44/a12)
sum(r41/a8) =
sum(r41/a8) + t(r45/a11)


i(r40/a7) = i(r40/a7) + 1

D.1385(r46/a1) = sum(r41/a2)</pre>
```

< retval > (r47/a0) = D.1385(r46/a1)

 $r0 = \langle retval \rangle (r47/a0)$

Variable Name	Pseudo Register Number	Region 0	Region 1
i	40	a3	a7
sum	41	a2	a8
х	42	a5	
У	44		a12
Z	43	a4	a9
t	45		a11
n	48	a6	a10
D.1385	46	a1	
retval	47	a0	



Build Cap

```
i(r40/a7) < n(r48/a10)?

y(r44/a12) = i(r40/a7)
t(r45/a11) = z(r43/a9) + y(r44/a12)
sum(r41/a8) =
sum(r41/a8) + t(r45/a11)


i(r40/a7) = i(r40/a7) + 1

D.1385(r46/a1) = sum(r41/a2)
```

< retval > (r47/a0) = D.1385(r46/a1)


 $r0 = \langle retval \rangle (r47/a0)$

Variable Name	Pseudo Register Number	Region 0	Region 1
i	40	a3	a7
sum	41	a2	a8
Х	42	a5	
у	44	a13	a12
Z	43	a4	a9
t	45	a14	a11
n	48	a6	a10
D.1385	46	a1	
retval	47	a0	



Cap

- Allocno 的一種, 代表內層迴圈的變數
 - 用來輔助計算外層迴圈的 Allocno Cost



n(r48/a6) = n(\$r0) x(r42/a5) = n(r8/a6) * 2 z(r43/a4) = x(r42/a5) sum(r41/a2) = 0i(r40/a3) = 0

```
i(r40/a7) < n(r48/a10)?

y(r44/a12) = i(r40/a7)
t(r45/a11) = z(r43/a9) + y(r44/a12)
sum(r41/a8) =
sum(r41/a8) + t(r45/a11)


i(r40/a7) = i(r40/a7) + 1

D.1385(r46/a1) = sum(r41/a2)
<retval>(r47/a0) = D.1385(r46/a1)
```

 $r0 = \langle retval \rangle (r47/a0)$


Build Copy

```
cp0:a1(r46)<->a2(r41)@1:move
cp1:a0(r47)<->a1(r46)@1:move
cp2:a4(r43)<->a5(r42)@1:move
cp3:a11(r45)<->a12(r44)@1:shuffle
cp4:a13(r45)<->a14(r44)@1:shuffle
```



Copy

- •除了原本 `a = b` 這類指令外 IRA 也 引進另一類型的 coalesce
 - -'a = b op c'
 - 若 a 與 b 或 c 無 Interference 則也可 coalesce
 - 可減少 Register Pressure



```
n(r48/a6) = n(\$r0)

x(r42/a5) = n(r8/a6) * 2

z(r43/a4) = x(r42/a5)

sum(r41/a2) = 0

i(r40/a3) = 0
```

```
i(r40/a7) < n(r48/a10)?

y(r44/a12) = i(r40/a7)
t(r45/a11) = z(r43/a9) + y(r44/a12)
sum(r41/a8) =
sum(r41/a8) + t(r45/a11)


i(r40/a7) = i(r40/a7) + 1

D.1385(r46/a1) = sum(r41/a2)
<retval>(r47/a0) = D.1385(r46/a1)
```

 $r0 = \langle retval \rangle (r47/a0)$


Register Preference

pref0:a0(r47)<-hr0@2
pref1:a6(r48)<-hr0@2</pre>



Register Preference


- 某些 Allocno 若分配到特定暫存器則可 減少 Move 指令
 - -主要來自 ABI 的限制



Cost

ira-costs.c


算 Cost 的邏輯都放這!



Cost


- 參考 Profile feed back 資訊
 - 沒 Profile 資訊 GCC 會自己猜機率 (predict.c)
 - [1] "Branch Prediction for Free" Ball and Larus; PLDI '93.
 - [2] "Static Branch Frequency and Program Profile Analysis" Wu and Larus; MICRO-27.
 - [3] "Corpus-based Static Branch Prediction" Calder, Grunwald, Lindsay, Martin, Mozer, and Zorn; PLDI '95. */

• 由上往下 (Top-Down) 的 Region 算下去




Preferred Register Class

- 在記算 Cost 階段時也會計算每個 Allocno 所偏好的 Register Class
 - 参考 Register Preference



Preferred Register Class

- IRA 在這邊有作一些特殊處理
 - -以 x86 為例:
 - •若 Allocno a 有 8 use, 1 def: 若其中 只有一個地方一定要 EBX, 而其它地方需 要 EAX, 那該 Allocno 一樣會偏好 EAX
 - •需要 EBX 的地方則留給 Reload 處理
 - •在一般文獻中會採用所有使用到的 Register Class 的交集 (Intersect)



```
n(r48/a6) = n(\$r0)

x(r42/a5) = n(r8/a6) * 2

z(r43/a4) = x(r42/a5)

sum(r41/a2) = 0

i(r40/a3) = 0
```

```
i(r40/a7) < n(r48/a10)?

y(r44/a12) = i(r40/a7)
t(r45/a11) = z(r43/a9) + y(r44/a12)
sum(r41/a8) =
sum(r41/a8) + t(r45/a11)

i(r40/a7) = i(r40/a7) + 1

D.1385(r46/a1) = sum(r41/a2)
```


< retval > (r47/a0) = D.1385(r46/a1)

 $r0 = \langle retval \rangle (r47/a0)$

Coloring Region 0

Loop 0 (parent -1, header bb2, depth 0)

```
Forming thread by copy 0:a1r46-a2r41 (freg=1):
  Result (freg=6): a1r46(2) a2r41(4)
Forming thread by copy 1:a0r47-a1r46 (freg=1):
  Result (freq=8): a0r47(2) a1r46(2) a2r41(4)
Pushing a5(r42,l0)(cost 0)
Pushing a1(r46,l0)(cost 0)
Pushing a0(r47,l0)(cost 0)
Pushing a4(r43,l0)(potential spill: pri=3, cost=16)
  Making a13(r45,l0: a11(r45,l1)) colorable
Forming thread by copy 4:a13r45-a14r44 (freq=1):
  Result (freg=4): a13r45(2) a14r44(2)
  Making a14(r44,l0: a12(r44,l1)) colorable
Pushing a14(r44,l0: a12(r44,l1))(cost 16)
  Making a2(r41,l0) colorable
  Making a3(r40,l0) colorable
  Making a6(r48,l0) colorable
Pushing a6(r48, 10)(cost 28)
Pushing a13(r45, l0: a11(r45, l1))(cost 16)
Pushing a3(r40,l0)(cost 40)
Pushing a2(r41,l0)(cost 32)
Popping a2(r41,l0) -- assign reg 1
Popping a3(r40,l0) -- assign reg 2
Popping a13(r45,l0: a11(r45,l1)) -- assign reg 3
Popping a6(r48,l0) -- assign reg 0
Popping a14(r44,l0: a12(r44,l1)) -- assign reg 3
Popping a4(r43,l0) -- spill
                                                  142
Popping a0(r47,l0) -- assign reg 0
Popping a1(r46,l0) -- assign reg 0
Popping a5(r42,l0) -- assign reg 1
```



```
n(r48/a6) = n($r0)
x(r42/a5) = n(r8/a6) * 2
z(r43/a4) = x(r42/a5)
sum(r41/a2) = 0
i(r40/a3) = 0
```

```
i(r40/a7) < n(r48/a10)?

y(r44/a12) = i(r40/a7)
t(r45/a11) = z(r43/a9) + y(r44/a12)
sum(r41/a8) =
sum(r41/a8) + t(r45/a11)


i(r40/a7) = i(r40/a7) + 1


D.1385(r46/a1) = sum(r41/a2)
```

< retval > (r47/a0) = D.1385(r46/a1)

 $r0 = \langle retval \rangle (r47/a0)$


Coloring Region 0






Coloring Region 0


ira中 coalesce 並不會將點 合併而是用一種稱為 Thread 的方式把 copy 相關的點一起, 推到 Stack







Colorable

- 計算 Colorable 的方式並非計算邊數:
 - 以 x86 為例:
 - •若 Allocno a 可用 EAX 及 EBX, 且有 3 個邊, 但其它相鄰的點都僅可使用 EAX, 這樣一樣是 Colorable







IRA 會先依照初始的邊數 將所有 Allocno 分兩堆 可簡單上色的一堆(邊小於4的) 不可簡單上色的一堆(邊大於等於4的)













colorable uncolorable bucket bucket







sort uncolorable bucket by spill cost













先將所有 Colorable bucket 的推進 stack










先將所有 Colorable bucket 的推進 stack









先將所有 Colorable bucket 的推進 stack







a0







先將所有 Colorable bucket 的推進 stack










先將所有 Colorable bucket 的推進 stack










先將所有 Colorable bucket 的推進 stack









先將所有 Colorable bucket 的推進 stack







colorable uncolorable Stack bucket bucket

155




先將所有 Colorable bucket 的推進 stack






colorable uncolorable Stack bucket bucket




先將所有 Colorable bucket 的推進 stack





colorable uncolorable Stack bucket bucket

157




先將所有 Colorable bucket 的推進 stack







先將所有 Colorable bucket 的推進 stack




colorable uncolorable Stack bucket bucket


159






















Stack








Coloring Region 0 **\$r0 \$r1** n/a6




Stack









Stack








\$r0 \$r1 \$r2 \$r3


z/a4 拿不到 Register 標為 Spill 但繼續著色





















Stack





Stack





```
n(r48/a6) = n($r0)
x(r42/a5) = n(r8/a6) * 2
z(r43/a4) = x(r42/a5)
sum(r41/a2) = 0
i(r40/a3) = 0
```

```
i(r40/a7) < n(r48/a10)?

y(r44/a12) = i(r40/a7)
t(r45/a11) = z(r43/a9) + y(r44/a12)
sum(r41/a8) =
sum(r41/a8) + t(r45/a11)


i(r40/a7) = i(r40/a7) + 1

D.1385(r46/a1) = sum(r41/a2)</pre>
```

< retval > (r47/a0) = D.1385(r46/a1)

 $r0 = \langle retval \rangle (r47/a0)$

```
Loop 1 (parent 0, header bb4, depth 1)
    Forming thread by copy 3:a11r45-a12r44 (freg=1):
      Result (freq=4): a11r45(2) a12r44(2)
   Pushing a12(r44,l1)(cost 0)
      Making a7(r40,l1) colorable
      Making a8(r41,l1) colorable
      Making a10(r48,l1) colorable
   Pushing a10(r48,l1)(cost 40)
    Pushing a8(r41,l1)(cost 48)
   Pushing a11(r45,l1)(cost 0)
    Pushing a7(r40,l1)(cost 64)
    Popping a7(r40,l1) -- assign reg 2
    Popping a11(r45,l1) -- assign reg 3
    Popping a8(r41,l1) -- assign reg 1
    Popping a10(r48,l1) -- assign reg 0
    Popping a12(r44,l1) -- assign reg 3
```



```
n(r48/a6) = n($r0)
x(r42/a5) = n(r8/a6) * 2
z(r43/a4) = x(r42/a5)
sum(r41/a2) = 0
i(r40/a3) = 0
```


```
i(r40/a7) < n(r48/a10)?


y(r44/a12) = i(r40/a7)
t(r45/a11) = z(r43/a9) + y(r44/a12)
sum(r41/a8) =
sum(r41/a8) + t(r45/a11)

i(r40/a7) = i(r40/a7) + 1


D.1385(r46/a1) = sum(r41/a2)
<retval>(r47/a0) = D.1385(r46/a1)
```


 $r0 = \langle retval \rangle (r47/a0)$






\$r0 \$r1 \$r2 \$r3





所有 Spill 的 Register 會在下階段處理




i(r50) = i(r50) + 1

sum(r41) = sum(r51)D.1385(r46) = sum(r41)

<retval>(r47) = D.1385(r46) \$r0 = <retval>(r47)

Insert Move


173



RELOAD


```
n(r48) = n(\$r0)
     x(r42) = n(r8) * 2
      z(r43) = x(r42)
        sum(r41) = 0
         i(r40) = 0
      i(r50) = i(r40)
    sum(r51) = sum(r41)
      n(r52) = n(r48)
      y(r44) = i(r50)
 t(r45) = z(r43) + y(r44)
sum(r51) = sum(r51) + t(r45)
    i(r50) = i(r50) + 1
    sum(r41) = sum(r51)
   D.1385(r46) = sum(r41)
< retval > (r47) = D.1385(r46)
```

 $r0 = \langle retval \rangle (r47)$



RELOAD

• nds32 無實作 Reload 相關 Hook 因此不展示 Reload 相關流程





RELOAD

• nds32 無實作 Reload 相關 Hook 因此不展示 Reload 相關流程

• IRA 中使用 LRA 或 Reload, 流程會有所不同


IRA + LRA






Ref: Vladimir. N. .Makarov, "The Local Register Allocator Project", GNU Tools Cauldron 2012

LRA



Remove Scratches


處理 match_scratch 讓它暫時先變 pseudo register 以利後續處理



Update virtual register displacements

分配 Stack slot 空間-eg: \$sp + 0, \$sp + 4, ...

• 融合 \$sp 跟 \$fp



Constraint

Constraint 是 gcc 在 md 中用來 描述指令中 Operand 的資訊 以上面為例 , 上面描述 add 可接受兩種格式: add \$ra, \$rb, \$rc add \$ra, \$rb, #simm15

LRA Constraints #0

```
...
alt=0,overall=0,losers=0,rld_nregs=0
    Choosing alt 0 in insn 6: (0) =l (1) l (2) Iu03 {ashlsi3}
    0 Non input pseudo reload: reject++
alt=0,overall=607,losers=1,rld_nregs=1
    0 Non input pseudo reload: reject++
alt=1,overall=607,losers=1,rld_nregs=1
    0 Non pseudo reload: reject++
alt=2,overall=1,losers=0,rld_nregs=0
    Choosing alt 2 in insn 7: (0) U45 (1) l {*movsi}
```

檢查每道指令是否符合任何一組 Constraint

LRA Constraints #0

```
1 Matching alt: reject+=2
         alt=0: Bad operand -- refuse
         alt=1: Bad operand -- refuse
          1 Matching alt: reject+=2
          .osers=1,rld nreas=1
       alt=5,overall=6,losers=1,rld_nregs=1
         alt=6: Bad operand -- refuse
         alt=7: Bad operand -- refuse
         alt=8: Bad operand -- refuse
       alt=9, overall=6, losers=1, rld nregs=1
         alt=0: Bad operand -- refuse
         alt=1: Bad operand -- refuse
         alt=2: Bad operand -- refuse
         alt=3: Bad operand -- refuse
       alt=4, overall=6, losers=1, rld nregs=1
       alt=5,overall=6,losers=1,rld nregs=1
         alt=6: Bad operand -- refuse
         alt=7: Bad operand -- refuse
         alt=8: Bad operand -- refuse
       alt=9,overall=6,losers=1,rld nregs=1
Commutative operand exchange in insn 14
          Choosing alt 4 in insn 14: (0) d (1) 0 (2)
   Creating newreg=53 from oldreg=43, assigning class GEn
14: r45:SI=r44:SI+r53:SI
   REG DEAD r44:SI
 Inserting insn reload before:
40: r53:SI=r43:SI
```


```
n(r48/r0) = n(\$r0)
x(r42/r1) = n(r8/r0) * 2
z(r43/M) = x(r42/r1)
sum(r41/r1) = 0
i(r40/r2) = 0
i(r50/r2) = i(r40/r2)
sum(r51/r1) = sum(r41/r1)
n(r52/r0) = n(r48/r0)
```

```
y(r44/r3) = i(r50/r2)
z(r53/X) = z(r43/M)
t(r45/r3) = z(r53/X) + y(r44/r3)
sum(r51/r1) = sum(r51/r1) + t(r45/r3)
\downarrow
i(r50/r2) = i(r50/r2) + 1
```

i(r50/r2) < n(r52/r0)?


```
sum(r41/r1) = sum(r51/r1)
D.1385(r46/r1) = sum(r41/r1)
<retval>(r47/r1) = D.1385(r46/r1)
$r0 = <retval>(r47/r1)
```

.86



Inheritance/Split

- 這部份比較複雜, LRA 嘗試最佳化的部份
 - 時間關係略過
 - lra-constraints.c:lra_inheritance()



LRA Assign #1

```
Assigning to 53 (cl=GENERAL_REGS, orig=43, freq=2, tfirst=53, tfreq=2)...
Trying 0: spill 52(freq=2) Now best 0(cost=0)

Trying 1: spill 51(freq=3)
Trying 2: spill 50(freq=4)
Trying 3: spill 44(freq=2)

Spill r52(hr=0, freq=2) for r53
Assign 0 to reload r53 (freq=2)
```

要 Spill 時會先嘗試有沒有 Register, 沒有的時候只好找個替死鬼 ...

Assigning to 53 (cl=GENERAL_REGS, of Trying 0: spill 52(freq=2)

```
Trying 1: spill 51(freq=3)
Trying 2: spill 50(freq=4)
Trying 3: spill 44(freq=2)
Spill r52(hr=0, freq=2) for r53
Assign 0 to reload r53 (freq=2)
```

分到 \$r0, 踢掉 r52

LRA Assign #1

```
n(r48/r0) = n($r0)

x(r42/r1) = n(r8/r0) * 2

z(r43/M) = x(r42/r1)

sum(r41/r1) = 0

i(r40/r2) = 0

i(r50/r2) = i(r40/r2)

sum(r51/r1) = sum(r41/r1)

n(r52/r0) = n(r48/r0)
```

```
i(r50/r2) < n(r52/r0)?
```

```
y(r44/r3) = i(r50/r2)

z(r53/X) = z(r43/M)

t(r45/r3) = z(r53/X) + y(r44/r3)

sum(r51/r1) = sum(r51/r1) + t(r45/r3)
```

$$i(r50/r2) = i(r50/r2) + 1$$

```
sum(r41/r1) = sum(r51/r1)
D.1385(r46/r1) = sum(r41/r1)
<retval>(r47/r1) = D.1385(r46/r1)
$r0 = <retval>(r47/r1)
```

Assigning to 53 (cl=GENERAL_REGS, of Trying 0: spill 52(freq=2)

Trying 1: spill 51(freq=3)
Trying 2: spill 50(freq=4)
Trying 3: spill 44(freq=2)
Spill r52(hr=0, freq=2) for r53
Assign 0 to reload r53 (freq=2)

分到 \$r0, 踢掉 r52

LRA Assign #1

```
n(r48/r0) = n($r0)
x(r42/r1) = n(r8/r0) * 2
z(r43/M) = x(r42/r1)
sum(r41/r1) = 0
i(r40/r2) = 0
i(r50/r2) = i(r40/r2)
sum(r51/r1) = sum(r41/r1)
n(r52/M) = n(r48/r0)
```

```
i(r50/r2) < n(r52/M)?
```

```
y(r44/r3) = i(r50/r2)


z(r53/r0) = z(r43/M)


t(r45/r3) = z(r53/r0) + y(r44/r3)

sum(r51/r1) = sum(r51/r1) + t(r45/r3)
```

$$i(r50/r2) = i(r50/r2) + 1$$

```
sum(r41/r1) = sum(r51/r1)
D.1385(r46/r1) = sum(r41/r1)
<retval>(r47/r1) = D.1385(r46/r1)
$r0 = <retval>(r47/r1)
```






Memory-Memory move coalesce


• 假設一道 Move 指令的來源與目的的 Allocno 皆分配到 Memory (Spill)

$$a(r53/M_a) = b(r43/M_b)$$

$$a(r55/\$r1) = a(r53/M_a)$$

$$a(r55/\$r1) = b(r43/M_b)$$





LRA Constraint #2

比較指令只能 Reg 跟 Reg 比 不符合 Constraint

> nds32中,比較指令只有 Reg 與 Reg 相比 無 Reg 與 Mem 比

```
n(r48/r0) = n(\$r0)
x(r42/r1) = n(r8/r0) * 2
  z(r43/M) = x(r42/r1)
     sum(r41/r1) = 0
      i(r40/r2) = 0
  i(r50/r2) = i(r40/r2)
sum(r51/r1) = sum(r41/r1)
  n(r52/M) = n(r48/r0)
  i(r50/r2) < n(r52/M)?
 y(r44/r3) = i(r50/r2)
  z(r53/r0) = z(r43/M)
```

```
t(r45/r3) = z(r53/r0) + y(r44/r3)
sum(r51/r1) = sum(r51/r1) + t(r45/r3)
```


$$i(r50/r2) = i(r50/r2) + 1$$


```
sum(r41/r1) = sum(r51/r1)
  D.1385(r46/r1) = sum(r41/r1)
< retval > (r47/r1) = D.1385(r46/r1)
      r0 = \langle retval \rangle (r47/r1)
```

LRA Constraint #2

比較指令只能 Reg 跟 Reg 比 不符合 Constraint

```
n(r48/r0) = n(\$r0)
      x(r42/r1) = n(r8/r0) * 2
         z(r43/M) = x(r42/r1)
           sum(r41/r1) = 0
            i(r40/r2) = 0
        i(r50/r2) = i(r40/r2)
      sum(r51/r1) = sum(r41/r1)
         n(r52/M) = n(r48/r0)
         n(r54/X) = n(r52/M)
        i(r50/r2) < n(r54/X)?
        y(r44/r3) = i(r50/r2)
         z(r53/r0) = z(r43/M)
  t(r45/r3) = z(r53/r0) + y(r44/r3)
sum(r51/r1) = sum(r51/r1) + t(r45/r3)
      i(r50/r2) = i(r50/r2) + 1
      sum(r41/r1) = sum(r51/r1)
    D.1385(r46/r1) = sum(r41/r1)
  < retval > (r47/r1) = D.1385(r46/r1)
        r0 = \langle retval \rangle (r47/r1)
```





很幸運直接撿到剛被 搶走的 r0 可以用

LRA Assign #2

```
n(r48/r0) = n($r0)
x(r42/r1) = n(r8/r0) * 2
z(r43/M) = x(r42/r1)
sum(r41/r1) = 0
i(r40/r2) = 0
i(r50/r2) = i(r40/r2)
sum(r51/r1) = sum(r41/r1)
n(r52/M) = n(r48/r0)
```

```
n(r54/r0) = n(r52/M)
i(r50/r2) < n(r54/r0)?
```

```
y(r44/r3) = i(r50/r2)

z(r53/r0) = z(r43/M)

t(r45/r3) = z(r53/r0) + y(r44/r3)

sum(r51/r1) = sum(r51/r1) + t(r45/r3)
```


i(r50/r2) = i(r50/r2) + 1


```
sum(r41/r1) = sum(r51/r1)


D.1385(r46/r1) = sum(r41/r1)


<retval>(r47/r1) = D.1385(r46/r1)

$r0 = <retval>(r47/r1)
```










LRA Constraint #3

整個掃描過後發現所有指令 符合 Constraint!

```
n(r48/r0) = n(\$r0)
      x(r42/r1) = n(r8/r0) * 2
        z(r43/M) = x(r42/r1)
           sum(r41/r1) = 0
            i(r40/r2) = 0
        i(r50/r2) = i(r40/r2)
      sum(r51/r1) = sum(r41/r1)
        n(r52/M) = n(r48/r0)
        n(r54/r0) = n(r52/M)
       i(r50/r2) < n(r54/r0)?
        y(r44/r3) = i(r50/r2)
        z(r53/r0) = z(r43/M)
  t(r45/r3) = z(r53/r0) + y(r44/r3)
sum(r51/r1) = sum(r51/r1) + t(r45/r3)
      i(r50/r2) = i(r50/r2) + 1
      sum(r41/r1) = sum(r51/r1)
    D.1385(r46/r1) = sum(r41/r1)
                                       07
  < retval > (r47/r1) = D.1385(r46/r1)
```

 $r0 = \langle retval \rangle (r47/r1)$



LRA Memory Substitution

將所有 Spill 的 Pseudo Register 替換成 Memory!

```
n(r48/r0) = n($r0)

x(r42/r1) = n(r8/r0) * 2

z([$sp + 0]) = x(r42/r1)

sum(r41/r1) = 0

i(r40/r2) = 0

i(r50/r2) = i(r40/r2)

sum(r51/r1) = sum(r41/r1)


n([$sp + 4]) = n(r48/r0)

n(r54/r0) = n([$sp + 4])

i(r50/r2) < n(r54/r0)?
```

```
n(r54/r0) = n([\$sp + 4])
i(r50/r2) < n(r54/r0)?
y(r44/r3) = i(r50/r2)
z(r53/r0) = z([\$sp + 0])
t(r45/r3) = z(r53/r0) + y(r44/r3)
sum(r51/r1) = sum(r51/r1) + t(r45/r3)
i(r50/r2) = i(r50/r2) + 1
sum(r41/r1) = sum(r51/r1)
p(1795/r46/r1) = sum(r41/r1)
```

```
sum(r41/r1) = sum(r51/r1)
D.1385(r46/r1) = sum(r41/r1)
<retval>(r47/r1) = D.1385(r46/r1)
$r0 = <retval>(r47/r1)
```



LRA Register Substitution

將所有 Pseudo Register 替換成 Hard Register!

```
n(r0) = n(\$r0)
    x(r1) = n(r0) * 2
  z([\$sp + 0]) = x(r1)
       sum(r1) = 0
        i(r2) = 0
      i(r2) = i(r2)
    sum(r1) = sum(r1)
  n([\$sp + 4]) = n(rr0)
  n(r0) = n([sp + 4])
     i(r2) < n(r0)?
      y(r3) = i(r2)
  z(r0) = z([\$sp + 0])
  t(r3) = z(r0) + y(r3)
sum(r1) = sum(r1) + t(r3)
    i(r2) = i(r2) + 1
    sum(r1) = sum(r1)
  D.1385(r1) = sum(r1)
< retval > (r1) = D.1385(r1)
```

\$r0 = <retval>(r1)

reload_completed != 0

在 gcc 中, 當 reload_complete 不等於 0 時代表 Register Allocation 完畢, 並且所有 RTL 都必須是 Strict RTL 隨時都可以輸出成 Assembly Language!

總結

• IRA/LRA 雖然龐大, 但循著理論走會容易 理解很多

• RA 在整個編譯階段末段 , 但 RA 結果的優 劣對於效能與程式大小有相當大的影響