

Part 3: Conceptual Questions

1. Provide an example of an input (of at least 10 characters) that a direct-mapped cache (with LRU) will have a 100% miss rate. Explain why this happens. In other words, what are the drawbacks of direct-mapped caches?

Input: JspA9V8a?4

This input, in length 10, will have 100 % miss rate.

Memory Access = 0x48

Memory address in Binary = 0100 1000

Cache Index = 000

Tag = 01001

Cache Miss

Contents from memory = **J**

Memory Access = 0x4C

Memory address in Binary = 0100 1100

Cache Index = 100

Tag = 01001

Cache Miss

Contents from memory = **s**

Memory Access = 0x46

Memory address in Binary = 0100 0110

Cache Index = 110

Tag = 01000

Cache Miss

Contents from memory = **p**

Memory Access = 0x4D

Memory address in Binary = 0100 1101

Cache Index = 101

Tag = 01001

Cache Miss

Contents from memory = **A**

Memory Access = 0x42

Memory address in Binary = 0100 0010

Cache Index = 010

Tag = 01000

Cache Miss

Contents from memory = **9**

Memory Access = 0x4B

Memory address in Binary = 0100 1011

Cache Index = 011

Tag = 01001

Cache Miss

Contents from memory = **V**

Memory Access = 0x45

Memory address in Binary = 0100 0101

Cache Index = 101

Tag = 01000

Cache Miss

Contents from memory = **8**

Memory Access = 0x41

Memory address in Binary = 0100 0001

Cache Index = 001

Tag = 01000

Cache Miss

Contents from memory = **a**

Memory Access = 0x4A

Memory address in Binary = 0100 1010

Cache Index = 010

Tag = 01001

Cache Miss

Contents from memory = **?**

Memory Access = 0x4F

Memory address in Binary = 0100 1111

Cache Index = 111

Tag = 01001

Cache Miss

Contents from memory = **4**

In a direct-mapped cache each addressed location in main memory maps to a single location in cache memory. Since main memory is much larger than cache memory, there are many addresses in main memory that map to the same single location in cache memory. Direct-mapped cache's performance is degraded if two or more blocks that map to the same location are used alternately because of continuous swapping made at the same locations, when referencing is made at the same location. This is known as thrashing. Direct-mapped cache has greater access time than other method.

2. Assume a program of 1000 instructions has 60% data access instructions. A cache hit takes 3 clock cycles to move data from cache into a register and a cache miss takes 24 CPU cycles to fetch the data from RAM and move it into a register. How many CPU cycles do the data access instructions require, in total, if 60% of the data accesses result in cache hits? What is the percentage of cache misses and cache hits?

CPU cycles = Cache hit cycle * data access instructions percentage * data accesses result in cache hits percentage + Cache miss cycle * data access instructions percentage * data accesses result in cache misses percentage
= $1000 * 60\% * 60\% * 3 + 1000 * 60\% * 40\% * 24 = 1080 + 5760 = 6840$ CPU cycles

Percentage of cache misses and cache hits = $60\% * 60\% / 60\% * 40\% = 1.5$