



ESP32-P4 series v3.2 chip version upgrade

v1.3 Requirements Gathering and Discontinuation Plan Explanation

PCN Number	PCN202600801	Date of submission	2026/05/20
PCN No.		Issue Date of PCN	
PCN type	Customer Approval Required		
PCN Category	Customer Notification		

1. Affected Part Number

Product Type	Material codes for planned production stoppage (Old version)	Recommended material coding upgrade (New version)	Key hardware differences
chip	ESP32-P4NRW16	ESP32-P4NRW16X	1) Different material codes 2) Different ESP32-P4 chip versions 3) The pin definitions of the ESP32-P4 chip are different. yPin 54y 4) New ESP32-P4NRW16X product added Built-in PSRAM alternative materials
chip	ESP32-P4NRW32	ESP32-P4NRW32X	1) Different material codes 2) Different ESP32-P4 chip versions 3) The pin definitions of the ESP32-P4 chip are different. yPin 54y
Development board	ESP32-P4-Function-EV-Board	ESP32-P4X-Function-EV-Board	1) Different material codes 2) Different ESP32-P4 chip versions 3) The pin definitions of the ESP32-P4 chip are different. yPin 54y
Development board	ESP32-P4-EYE	ESP32-P4X-EYE	1) Different material codes 2) Different ESP32-P4 chip versions 3) The pin definitions of the ESP32-P4 chip are different. yPin 54y

2. Reasons for Production Discontinuation and Chip Revision Upgrade

- 1) Espressif continues to improve product performance and has now launched the ESP32-P4 chip version v3.2 series products (hereinafter referred to as the new version).

This version (of the ESP32-P4 chip) is significantly improved compared to version v1.3 (hereinafter referred to as the old version). The new version also features improvements in clock speed performance and image quality.

Comprehensive functional upgrades have been made in processing power, power management, and security protection capabilities to better meet the needs of terminals.

Product application requirements. For more information, please see: [ESP32-P4 chip upgrade news](#).

Therefore, Espressif recommends that users who are developing or mass-producing ESP32-P4 chip version v1.3 series products should, as far as possible, [continue to use these products].

Quickly evaluate and upgrade to chip version v3.2 to improve product performance and obtain more stable long-term software and hardware support.

More flexible supply assurance. Meanwhile, the ESP32-P4 chip version v1.3 is scheduled to enter end-of-life (EOL) production.

Approximately

- 2) To avoid the supply risk of relying on a single raw material and improve supply stability, the ESP32-P4NRW16X features a newly added built-in PSRAM.

Select materials.

3. New Revision Features and Performance Improvements

No.	project	Old version	New version
3.1	Chip Version	v1.3	v3.2

3.2 Overall Performance		The CPU is running stably at 360 MHz, and the PSRAM... MHz in typical multimedia application scenarios. Under GUI rendering, The display frame rate is limited.	ESP32-P4 chip version v3.2 includes multiple underlying features. Hardware enhancements, with the clock speed increased from 360 MHz to... 400 MHz, PSRAM interface frequency stably supported up to 250 MHz, DMA and pixel processing accelerator (PPA) enhancements significantly improve graphics rendering and Data transfer efficiency; interface frequency remains stable at 200 this version stably supports 1920×1080 resolution. High-definition display output with RGB888 @ 30 Hz, and Running at 1280×720 / RGB565 resolution The LVGL framework achieves a benchmark frame rate of up to 40. FPS provides a more fluid experience for high-end HMI applications. A smooth and silky touch and visual interaction experience.
3.3	Camera performance (MIPI-CSI, ISP, LCD_CAM DVP)	MIPI-CSI and DVP supported byte order and formats: a) MIPI-CSI supports 16-bit byte order conversion and... Limited types. The ISP lacks modules such as BLC, resulting in poor image color.	ESP32-P4 chip version v3.2, more... More data formats, better image quality. Specifically, for example... Down: Format conversion. b) ISP supports BLC, DPC, LSC and Crop module with built-in independent WB gain Module and Multi-Window AWB Statistics Module. c) DVP supports 8-bit byte order conversion.
3.4 Memory Allocation		Total L2MEM after deducting 0–512 KB configurable The space occupied by the cache (256–768 KB). 79 KB ROM data occupied at a fixed location in three parts: a low 183 KB, ROM data, and a high (0–512 KB) partition. can statically or continuously allocate available memory. Dynamically allocated memory cannot cross ROM data. The occupied area has a maximum contiguous available memory limit.	ESP32-P4 chip version v3.2 memory address sorting The layout has been optimized, and L2MEM (192+) is now available This partition is now contiguous and can support longer partitions. Users
3.5	Power consumption	Lack of a dedicated CPU power domain and newer storage Light-sleep power consumption optimization with device hold mode. limit.	ESP32-P4 chip version v3.2 supports Light- During sleep, the CPU power domain is shut down separately, and the chip... The operating power consumption and sleep power consumption can be significantly optimized. For detailed data, please refer to the ESP32-P4 series chip technology. Technical Specifications > Active mode and low power mode The power consumption section.
3.6	Security	1) The HUK function is unavailable. 2) Limited ability to defend against side-channel attacks, including:	1) Fixed HUK function, ESP32-P4 chip version This v3.2 version can use HUK-based ROMs. Flash encryption key deployment and ESP-IDF For the HUK function in ESP32-P4, please refer to ESP32-P4.

		a) ECC/ECDSA has no constant time. (constant-time) and constant power consumption (Constant-power) design. b) The AES/XTS-AES accelerator does not have a pseudowheel. Secondary DPA protection function.	Series of Chip Technical Specifications Key Manager chapter. 2) ESP32-P4 chip version v3.2 underlying hardware Enhanced defenses against side-channel attacks, including: a) ECC/ECDSA with constant time (constant-time) and constant power consumption (Constant-power) design. b) The AES/XTS-AES accelerator does not have a pseudowheel. Pseudo-round DPA resistance able.
3.7	For more information, please refer to the design changes and errata sheet for the ESP32-P4 series chips .		

4. Hardware Differences **Between Previous and New Revisions**

- 1) The chip wafer metal layer of the ESP32-P4 series products has been updated, and the chip version has been upgraded from v1.3 to v3.2.
- 2) Pin differences of the ESP32-P4 chip (Pin 54): In older versions, Pin 54 was defined as NC (Not Connected), while in newer versions...
Pin 54 is defined as the VDD_HP power supply pin.
- 3) Different product material codes.
- 4) The ESP32-P4NRW16X has an optional built-in PSRAM.

5. Method for identifying previous and new revisions / Please see Appendix I: Comparison of old and new revision identifiers and pin differences.

6. Impact of Revision Upgrade

1) Quality and Performance:

The ESP32-P4 chip version v3.2 features performance optimizations; see paragraph 3 for details.

2) Delivery time:

The ESP32-P4 chip version v1.3 series (older versions) is scheduled to enter the end-of-life (EOL) process. If you still have the older version...

For any inquiries regarding this product, please contact Espressif's customer support team before June 30, 2026, to discuss your needs and arrange subsequent supply.

Assessment and evaluation. Espressif will fully support your product needs during the transition period to ensure a smooth product switchover.

3) Material Code/Part Number:

Please place your order using the new material code. See paragraph 1 for the corresponding material code for the new version.

4) Certification:

The ESP32-P4 series products do not have RF functionality, so they do not affect the RF-related testing of the client's entire device.

For authentication of the entire client device, it is recommended that customers consult the relevant certification body for confirmation.

5) Software:

The ESP32-P4 chip version v3.2 is incompatible with the chip version v1.3 software.

With the ESP32-P4 series being upgraded to version v3.2, if you are currently using version v1.3 or earlier,

The existing ESP-IDF version may not be compatible with the v3.2 chip. To ensure software compatibility, please upgrade ESP-IDF to the latest version.

Requires version 1 or higher (see the table below "ESP32-P4 Chip Version v3.2 Required ESP-IDF Version"). (The last part, "ESP-IDF version required," appears to be an error and is left untranslated.)

After upgrading IDF to the required version or higher, please confirm the Kconfig options.

After setting `ESP32P4_SELECTS_REV_LESS_V3=n`, recompile the project; the resulting binary file will then be executable.

On the modified product.

Note: Even with the upgraded ESP-IDF version, the old and new versions of the product cannot run using the same binary file.

If you have already compiled the binary using the ESP-IDF required version or higher, there is no need to update the software.

ESP32-P4 chip version v3.2 requires the following ESP-IDF version:

Recommended ESP-IDF version/branch		Required version
release/v5.5	Version 5.5.3 and above.	
release/v6.0	v6.0 and above	v6.0

Note: Your locally installed version of esptool may not yet support the upgraded product, in which case you may see stub crashes.

In case of crashes, inability to establish connections, etc., you can run "install" in the ESP-IDF directory to obtain the latest version of the product.

The latest version of esptool is v5.3.dev3 (ESP-IDF v6.0 and above), and v4.12.dev2 (ESP-IDF v5.5.3 and above).

6) Hardware Compatibility :

The ESP32-P4 chip version v3.2 is hardware incompatible with chip version v1.3. Please refer to the following instructions for hardware design:

a) For new projects that directly use the ESP32-P4 chip version v3.2:

Please refer to [ESP32-P4 Follow the hardware design](#) guidelines. Note that the newly added power pin (Pin 54) should be externally connected.

VDD_HP power supply.

b) For PCBs designed using the ESP32-P4 chip version v1.3, such as those using the upgraded ESP32-

P4 chip version v3.2 chip:

ü PCB design needs adjustment:

The newly added power pin (Pin 54) requires an external VDD_HP power supply; otherwise, it may affect USB, SDIO, and GMAC.

The module is working properly.

ü Component placement requires adjustment:


ý For the DC-DC power supply chip connected externally to the VDD_HP power supply, ensure that the two 499 chips around it are properly connected.

The ký feedback voltage divider resistor must be installed; otherwise, there is a risk of chip damage.

ý Feedforward capacitor: Please refer to the 22 pF feedforward capacitor on the C53. ý

The 1 Mý resistor needs to be removed from the USB_DP pin.

Component mounting and adjustment diagram:



7) Technical Documentation:

[ESP32-P4 Series Chip Technical Specifications](#)

[ESP32-P4 Chip Version v3.x User Guide](#)

[ESP32-P4 Technical Reference Manual \(TRM\)](#)

[ESP32-P4 Series Chip Errata](#)

[ESP32-P4 Hardware Design Guide](#)

7. Verification Suggestion to Users

Before using ESP32-P4 chip version v3.2 series products, please ensure that both your software and hardware are upgraded. (For hardware design considerations, see paragraph 6.6.) For hardware compatibility, the software needs to be upgraded to ESP-IDF v5.5.3+ or v6.0+, and the install command should be executed again to ensure that esptool is upgraded to the latest version. The current latest version of esptool is v5.3.dev3 (ESP-IDF v6.0 and above), v4.12.dev2 (ESP-IDF v5.5.3 and above).

If you encounter any problems during the upgrade process or have any questions about this version upgrade, please feel free to contact Espressif's customer support team or your distributors. Espressif will provide comprehensive technical support to assist you in successfully completing the upgrade. We sincerely apologize for any inconvenience this may cause. Thank you for your understanding and cooperation!



ESP-07-2-007-03/V1.5

Appendix I Comparison of Old and New Version Labels and Pin Differences

1. Comparison of Previous and New Revision Identification				
No.	project		Old version	New version
1.1	Chip version		v1.3	v3.2
1.2	eFuse Chip Revision Identification Bits			
	number	EFUSE_RD_MAC_SPI_SYS_2_REG[23] Major version	0	0
	Major Number	EFUSE_RD_MAC_SPI_SYS_2_REG[5]	0	1
		EFUSE_RD_MAC_SPI_SYS_2_REG[4]	1	1
	Subversion number	EFUSE_RD_MAC_SPI_SYS_2_REG[3]	0	0
		EFUSE_RD_MAC_SPI_SYS_2_REG[2]	0	0
		EFUSE_RD_MAC_SPI_SYS_2_REG[1]	1	1
		EFUSE_RD_MAC_SPI_SYS_2_REG[0]	1	0
1.3	Chip Marking			
	Product Specification		NRW16 or NRW32	NRW16X or NRW32X
	Manufacturing Code		xExx	xHxx

2. Pin Difference Information			
No.	project	Old version	New version
2.1	Chip version	v1.3	v3.2
2.2	Chip pins		
		Pin 54 is NC (Not Connected).	Pin 54 is the VDD_HP power supply pin.

Email Subscription

Espressif Email Notifications

Espressif provides registered users with an email notification service, allowing them to receive technical document updates, newsletters, and more through the Espressif subscription system.

Email notifications such as PCN.

Espressif sends email notifications of technical documentation changes, along with newsletters, PCNs and other valuable information, to subscribed customers only. If you wish to stay updated on our products and services, please subscribe [here](#).

Customer Response Requirements

Customer Response Requirements

Changes requiring customer approval :

- a) The customer must notify Espressif of receipt of the PCN within 30 days of Espressif issuing the PCN. If the customer fails to notify Espressif of receipt of the PCN...

If the customer is notified of receipt within 30 days, the change is considered to have been received.

Customers are requested to acknowledge receipt of the PCN within 30 calendar days from the date of issue of the PCN. Customers would be considered as notified 30 calendar days after issue of the PCN if no acknowledgement is received.

- b) If the customer does not provide any further feedback within 90 days of the PCN being published, it indicates that the customer accepts the PCN.

The lack of any additional responses from customers within 90 calendar days from the date of issue of the PCN constitutes acceptance of the proposed changes.

Customer Notification :

- a) The customer must notify Espressif of receipt of the PCN within 14 days of receiving it. If the customer fails to notify Espressif within 14 days of receiving the PCN...

If the customer sends a confirmation to Lexin, it is considered that the customer has confirmed the PCN.

Customers are requested to acknowledge receipt of the PCN within 14 calendar days from the date of issue of the PCN. Customers would be considered as having acknowledged the PCN if no response is received after 14 calendar days.

Please send your feedback to pcn@espressif.com.

Please send feedback to pcn@espressif.com.

Customer approval/confirmation information

Customer Approval / Acknowledgement and Remarks

Client Company Full Name:

Customer's Company Name:

PCN Review Results

PCN Review Result

£Approval/Confirmation Accepted / Acknowledged

£ Not approved (Rejected)

Further Analysis Required

Customer feedback/Comment:

Company representative's name

Representative's Name

Responsibilities of Company Representative

Representative's Job
Title

Company representative's signature

Representative's
Signature

date
Date

ESP32-P4 Chip Revision v3.2 Upgrade			
Chip Revision v1.3 Demand Collection and EOL Plan Description			
PCN Number	PCN202600801	Date of submission	2026/05/20
PCN No.		Issue Date of PCN	
PCN type	Customer Approval Required		
PCN Category	Customer Notification		
1. Affected Part Number			
Product Type	Part Number Planned for EOL (Previous Revision)	Recommended Upgrade Part Number (New Revision)	Key Hardware Differences
Chip	ESP32-P4NRW16	ESP32-P4NRW16X	1) Different part number 2) Different ESP32-P4 chip revision 3) Different ESP32-P4 pin definition (Pin 54) 4) ESP32-P4NRW16X adds optional in-package PSRAM material
Chip	ESP32-P4NRW32	ESP32-P4NRW32X	1) Different part number 2) Different ESP32-P4 chip revision 3) Different ESP32-P4 pin definition (Pin 54)
Development Board	ESP32-P4-Function-EV-Board	ESP32-P4X-Function-EV-Board	1) Different part number 2) Different ESP32-P4 chip revision 3) Different ESP32-P4 pin definition (Pin 54)
Development Board	ESP32-P4-EYE	ESP32-P4X-EYE	1) Different part number 2) Different ESP32-P4 chip revision 3) Different ESP32-P4 pin definition (Pin 54)
2. Reasons for Production Discontinuation and Chip Revision Upgrade			
1) Espressif continues to improve product performance and has released the ESP32-P4 chip revision v3.2 (hereinafter referred to as the new revision). Compared with ESP32-P4 chip revision v1.3 (hereinafter referred to as the previous revision), the new revision provides comprehensive functional upgrades in clock speed, image processing, power management, and security to better meet end-product requirements. For more information, see: ESP32-P4 chip upgrade news. Therefore, Espressif recommends that users currently developing or producing with the ESP32-P4 chip revision v1.3 series products evaluate and upgrade to chip revision v3.2 as soon as possible to improve product performance and obtain more stable software and hardware support and more flexible supply assurance. Meanwhile, ESP32-P4 chip revision v1.3 is planned to enter the end-of-life (EOL) process. 2) To avoid supply risks from a single raw material and improve supply stability, ESP32-P4NRW16X adds optional in-package PSRAM material.			

3. New Revision Features and Performance Improvements

No.	Item	Previous Revision	New Revision
3.1	Chip Revision	v1.3	v3.2
3.2	Overall Performance interface (CPU, PSRAM)	CPU stable at 360 MHz. PSRAM interface frequency stable at 200 MHz. GUI rendering and display frame rate are limited.	ESP32-P4 chip revision v3.2 includes multiple underlying hardware enhancements. CPU frequency increases from 360 MHz to 400 MHz; PSRAM interface frequency stably supports up to 250 MHz; DMA and pixel processing accelerator (PPA) enhancements significantly improve graphics rendering and data transfer efficiency. In typical multimedia scenarios, this revision stably supports 1920×1080 / RGB888 @ 30 Hz HD display output, and at 1280×720 / RGB565 resolution, LVGL framework benchmarks can reach 40 fps, providing smoother touch and visual interaction for high-end HMI applications.
3.3	Camera Feature (MIPI-CSI, ISP, LCD_CAM DVP)	MIPI-CSI and DVP support limited byte order and format types. ISP lacks modules such as BLC; image color quality is suboptimal.	ESP32-P4 chip revision v3.2 supports more data formats and better image quality. Details are as follows: 1) MIPI-CSI supports 16-bit byte order conversion and format conversion. 2) ISP supports BLC, DPC, LSC and Crop modules, as well as a standalone WB Gain module and a multi-window AWB statistics module. 3) DVP supports 8-bit byte order conversion.
3.4	Memory Allocation	Total L2MEM after deducting 0~512 KB configurable cache usage (256~768 KB) memory address layout. Available is divided by a fixed 79 KB ROM data segment into low 183 KB, ROM data, and high (remaining 0~512 KB) three	ESP32-P4 chip revision v3.2 optimizes L2MEM (192 + 0~512 KB) is now contiguous and supports longer contiguous memory allocations.

		regions. User static or dynamic allocations cannot cross the ROM data region; maximum contiguous available memory is limited.	
	Power Consumption	Lacks an independent CPU power domain and updated memory retention 3.5 mode; Light-sleep power optimization is For limited.	ESP32-P4 chip revision v3.2 supports shutting down the CPU power domain separately during Light-sleep, significantly optimizing active and sleep power consumption. For details, refer to ESP32-P4 Series Datasheet > "Active Mode and Low-Power Mode Power Consumption" section.
3.6	Security	1) HUK function unavailable. 2) Limited side-channel attack resistance, including: a) ECC/ECDSA: no constant-time and constant-power design. b) AES/XTS-AES accelerator lacks pseudo-round DPA resistance.	1) HUK function fixed. ESP32-P4 chip revision v3.2 can use HUK-based flash encryption key deployment in ROM and HUK features in ESP-IDF. See ESP32-P4 Series Datasheet > Key Manager section. 2) ESP32-P4 chip revision v3.2 underlying hardware enhances side-channel attack resistance, including: a) ECC/ECDSA adds constant-time and constant-power design. b) AES/XTS-AES accelerator lacks pseudo-round DPA resistance.
3.7 For more information, refer to design changes y ESP32-P4 Series SoC Errata.			
4. Hardware Differences Between Previous and New Revisions 1) ESP32-P4 series products: wafer metal layer updated; chip revision upgraded from v1.3 to v3.2. 2) ESP32-P4 pin difference (Pin 54): previous revision Pin 54 is defined as NC (not connected); new revision Pin 54 is defined as the VDD_HP power pin. 3) Product part numbers differ. 4) ESP32-P4NRW16X adds optional in-package PSRAM material.			
5. How to Identify Previous and New Revisions See Appendix I: Comparison of Revision Identification and Pin Differences			

6. Impact of Revision Upgrade

1) Quality and Performance:

ESP32-P4 chip revision v3.2 achieves performance optimizations. See Para 3 for details.

2) Delivery time:

ESP32-P4 chip revision v1.3 series products (previous revision) are planned to enter the EOL process. If you still need the previous revision, contact the Espressif customer support team before 2026/6/30 for demand communication and supply arrangement evaluation. Espressif will fully support your product needs during the transition and ensure a smooth switch.

3) Material Code/Part Number:

Please place orders using the new part numbers. New revision part numbers are listed in For 1.

4) Certification:

ESP32-P4 series products have no RF function and do not affect RF-related testing of end products.

For end-product certification, customers are advised to consult the relevant certification body.

5) Software:

ESP32-P4 chip revision v3.2 is not software-compatible with chip revision v1.3.

As the ESP32-P4 series upgrades to v3.2, if you currently use v1.3 or earlier, existing ESP-IDF versions may not support v3.2. To ensure compatibility, upgrade ESP-IDF to the required version or later (see the table below "Required ESP-IDF Version for ESP32-P4 Chip Revision v3.2"). After upgrading ESP-IDF, set Kconfig option `ESP32P4_SELECTS_REV_LESS_V3=n`, rebuild the project, and the resulting binary can run on the updated product.

Note: Even with upgraded ESP-IDF, previous and new revision products cannot run the same binary.

If you already built binaries with the required ESP-IDF version or later, no further software update is needed.

Required ESP-IDF Version for ESP32-P4 chip revision v3.2

ESP-IDF Versions/Branches	Recommended Version	Required Version
release/v5.5	v5.5.3 or above	v5.5.3
release/v6.0	v6.0 or above	v6.0

Note: Your local esptool may not yet support the upgraded product; you may see stub crashes or connection failures. Run install in the ESP-IDF directory to get the latest esptool supporting the new product. Current latest versions: v5.3.dev3 (ESP-IDF v6.0 and above), v4.12.dev2 (ESP-IDF v5.5.3 and above).

6) Hardware Compatibility:

ESP32-P4 chip revision v3.2 is not hardware-compatible with chip revision v1.3. Refer to the following for hardware design:

a) For new projects that have not started PCB design:

When using ESP32-P4 chip revision v3.2 chips, refer to the [ESP32-P4 Hardware Design Guidelines](#). Connect the new power pin (Pin 54) externally to VDD_HP.

b) For PCBs designed with ESP32-P4 chip revision v1.3, when using upgraded ESP32-P4 chip revision v3.2:

ü PCB design must be updated:

Pin 54 must be connected to VDD_HP externally; otherwise, the normal operation of the USB, SDIO, and GMAC modules may be affected.


ü Component placement must be updated:


ÿ For the DCDC connected to VDD_HP externally, **ensure both 499 k Ω feedback resistors are populated, or the chip may be damaged.**

ÿ **Feedforward capacitor: populate 22 pF on the C53 feedforward capacitor.**

ÿ USB_DP pin: remove the 1 M Ω resistor.

Component placement adjustment diagram:





7) Technical Documentation:

[ESP32-P4 Series Datasheet](#)

[ESP32-P4 Chip Revision v3.x User Guide](#)

[ESP32-P4 Technical Reference Manual](#)

[ESP32-P4 Series SoC Errata](#)


[ESP32-P4 Hardware Design Guidelines](#)

7. Verification Suggestion to Users

Before using ESP32-P4 chip revision v3.2 series products, ensure software and hardware are upgraded. For hardware design notes, see Para 6.6) Hardware Compatibility. Upgrade software to ESP-IDF v5.5.3+ or v6.0+, run install again to ensure esptool is updated. Current latest esptool versions: v5.3.dev3 (ESP-IDF v6.0 and above), v4.12.dev2 (ESP-IDF v5.5.3 and above).

If you encounter issues or have questions about this upgrade, contact Espressif customer support or your distributor. Espressif provides full technical support to help complete your upgrade. We apologize for any inconvenience and appreciate your understanding and cooperation!

Appendix I Comparison of Revision Identification and Pin Differences

1. Comparison of Previous and New Revision Identification				
No.	Item		Previous Revision	New Revision
1.1	Chip Revision		v1.3	v3.2
1.2	eFuse Chip Revision Identification Bits			
	number	EFUSE_RD_MAC_SPI_SYS_2_REG[23] Major version	0	0
	Major Number	EFUSE_RD_MAC_SPI_SYS_2_REG[5]	0	1
		EFUSE_RD_MAC_SPI_SYS_2_REG[4]	1	1
	number	EFUSE_RD_MAC_SPI_SYS_2_REG[3] Minor version	0	0
	Minor Number	EFUSE_RD_MAC_SPI_SYS_2_REG[2]	0	0
		EFUSE_RD_MAC_SPI_SYS_2_REG[1]	1	1
		EFUSE_RD_MAC_SPI_SYS_2_REG[0]	1	0
1.3	Chip Marking			
	Product Specification		NRW16 or NRW32	NRW16X or NRW32X
	Manufacturing Code		xExx	xHxx

2. Pin Difference Information			
No.	Item	Previous Revision	New Revision
2.1	Chip Revision	v1.3	v3.2
2.2	Pin		
		Pin 54 is NC	Pin 54 is VDD_HP

Email Subscription

Espressif Email Notifications

Espressif provides registered users with an email notification service, allowing them to receive technical [document updates](#), newsletters, and more through the Espressif subscription system.

Email notifications such as PCN.

Espressif sends email notifications of technical documentation changes, along with newsletters, PCNs and other valuable information, to subscribed customers only. If you wish to stay updated on our products and services, please subscribe [here](#).

Customer Response Requirements

Customer Response Requirements

Changes requiring customer approval :

- a) The customer must notify Espressif of receipt of the PCN within 30 days of Espressif issuing the PCN. If the customer fails to notify Espressif of receipt of the PCN...

If the customer is notified of receipt within 30 days, the change is considered to have been received.

Customers are requested to acknowledge receipt of the PCN within 30 calendar days from the date of issue of the PCN. Customers would be considered as notified 30 calendar days after issue of the PCN if no acknowledgement is received.

- b) If the customer does not provide any further feedback within 90 days of the PCN being published, it indicates that the customer accepts the PCN.

The lack of any additional responses from customers within 90 calendar days from the date of issue of the PCN constitutes acceptance of the proposed changes.

Customer Notification :

- a) The customer must notify Espressif of receipt of the PCN within 14 days of receiving it. If the customer fails to notify Espressif within 14 days of receiving the PCN...

If the customer sends a confirmation to Lexin, it is considered that the customer has confirmed the PCN.

Customers are requested to acknowledge receipt of the PCN within 14 calendar days from the date of issue of the PCN. Customers would be considered as having acknowledged the PCN if no response is received after 14 calendar days.

Please send your [feedback to pcn@espressif.com](mailto:feedback_to_pcn@espressif.com).

Please send feedback to pcn@espressif.com.

Customer approval/confirmation information

Customer Approval / Acknowledgement and Remarks

Client Company Full Name:

Customer's Company Name:

PCN Review Results

PCN Review Result

£Approval/Confirmation Accepted / Acknowledged

£ Not approved (Rejected)

Further Analysis Required

Customer feedback/Comment:

Company representative's name

Representative's Name

Responsibilities of Company Representative

Representative's Job
Title

Company representative's signature

Representative's
Signature

date

Date