


## Chapter Four – II (2/5)

1


### Data Hazard on r1:

- Dependencies backwards in time are hazards
  - “or” is OK if we define read/write properly



# Data Hazard Solution:



- “Forward” result from one stage to another



CE, KWU Prof. S.W. LEE 3

## Forwarding (or Bypassing): What about Loads


- Dependencies backwards in time are hazards
  - Can't solve with forwarding:
  - Must delay/stall instruction dependent on loads



CE, KWU Prof. S.W. LEE 4


# Code Scheduling to Avoid Stalls

- Reorder code to avoid use of load result in the next instruction
- C code for  $A = B + E$ ;  $C = B + F$ ;



## Data Hazards Summary

- Data dependency between two consecutive instructions
- Forwarding or bypassing




- Even forwarding do not eliminate bubbles completely.

# Control Hazards


- Sample code:
 

28:	add	\$4, \$5, \$6
32:	beq	\$1, \$2, 40
36:	lw	\$3, 300(\$0)
40:	or	\$7, \$8, \$9



- Solutions:**
  1. Stall
  2. Prediction
  3. Delayed branch


## Control Hazards Solutions: Stall



- Stall:** wait until decision is clear
  - Its possible to move up decision to **2nd stage (ID)** by **adding extra hardware** to check registers as being read, to calculate the branch address, and to update the PC
  - **Impact:** 2 clock cycles per branch instruction → **slow**

# Reduce Control Hazards by Prediction

- Predict:** guess one direction then back up if wrong → predict **not taken**




**Impact:** 1 clock cycle per branch inst. if right, 2 if wrong (right 50% of time) → More dynamic scheme: history of 1 branch (right 90%)

CE, KWU Prof. S.W. LEE

9

# Delayed Branch for Solving Control Hazards

- Redefine branch behavior “**delayed branch**”
  - branch takes place after the next instruction
- Impact: 1 clock cycles per branch instruction if we can find an instruction to put in “slot”
- As launch more instructions per clock cycle => less useful




CE, KWU Prof. S.W. LEE

10

# Delayed Branch for Solving Control Hazards

- Delayed branch slot
  - Make the execution of the delayed branch slot harmless

28:	add	\$4, \$5, \$6	→	28:	beq	\$1, \$2, 40
32:	beq	\$1, \$2, 40		32:	add	\$4, \$5, \$6
36:	lw	\$3, 300(\$0)		36:	lw	\$3, 300(\$0)
40:	or	\$7, \$8, \$9		40:	or	\$7, \$8, \$9



CE, KWU Prof. S.W. LEE 11

## Pipeline Summary

### The BIG Picture


- Pipelining improves performance by increasing instruction throughput
  - Executes multiple instructions in parallel
  - Each instruction has the same latency
- Subject to hazards
  - Structure, data, control
- Instruction set design affects complexity of pipeline implementation

CE, KWU Prof. S.W. LEE 12

# Designing a Pipelined Processor


- Go back and examine your datapath and control diagram
- Examine associated resources with states
- Ensure that flows do not conflict, or figure out how to resolve
- Assert control in appropriate stage

## Single-Cycle Datapath




- Five stages: IF, ID, EX, MEM, WB
- Register Access
  - Write during the first half of the cycle
  - Read during the second half of the cycle

# Instruction Execution on Single-Cycle Datapath



- What do we need to add to actually split the datapath into stages?


## Pipelined Datapath



- Registers separate stages in pipeline
- No pipeline register at the end of the WB stage




# Control and Datapath



CE, KWU Prof. S.W. LEE

17

## Pipelining the Load Instruction




- The five independent functional units in the pipeline datapath are:
  - Instruction Memory for the **Ifetch** stage
  - Register File's Read ports (bus A and busB) for the **Reg/Dec** stage
  - ALU for the **Exec** stage
  - Data Memory for the **Mem** stage
  - Register File's Write port (bus W) for the **Wr** stage

CE, KWU Prof. S.W. LEE


18

# The Four Stages of R-type



- **Ifetch: Instruction Fetch**
  - Fetch the instruction from the Instruction Memory
  - Update PC
- **Reg/Dec: Registers Fetch and Instruction Decode**
- **Exec:**
  - ALU operates on the two register operands
- **Wr: Write the ALU output back to the register file**


## Pipelining the R-type and Load Instruction




- **We have pipeline conflict or structural hazard:**
  - Two instructions try to write to the register file at the same time!
  - Only one write port

## Important Observation

- Each functional unit can only be used **once** per instruction
- Each functional unit must be used at the **same** stage for all instructions:
- Load uses Register File's Write Port during its **5th** stage




- R-type uses Register File's Write Port during its **4th** stage



- 2 ways to solve this pipeline hazard.


## Solution 1: Insert "Bubble" into the Pipeline



- Insert a "bubble" into the pipeline to prevent 2 writes at the same cycle
  - The control logic can be complex.
  - Lose instruction fetch and issue opportunity.
- No instruction is started in Cycle 6!


## Solution 2: Delay R-type's Write by One Cycle

- Delay R-type's register write by one cycle:
  - Now R-type instructions also use Reg File's write port at Stage 5
  - Mem stage is a **NO-OP** stage: nothing is being done.



CE, KWU Prof. S.W. LEE 23


## Modified Control & Datapath



CE, KWU Prof. S.W. LEE 24

# The Four Stages of Store


---



- **Ifetch: Instruction Fetch**
  - Fetch the instruction from the Instruction Memory
  - Update PC
- **Reg/Dec: Registers Fetch and Instruction Decode**
- **Exec: Calculate the memory address**
- **Mem: Write the data into the Data Memory**


# The Three Stages of Beq

---




- **Ifetch: Instruction Fetch**
  - Fetch the instruction from the Instruction Memory
- **Reg/Dec:**
  - Registers Fetch and Instruction Decode
- **Exec:**
  - compares the two register operand,
  - select correct branch target address
  - latch into PC

## IF Stage of Pipeline




- IF/ID[31:0] =  $PC_{IF} \leftarrow PC + 4$
- IF/ID[63:32] =  $IR \leftarrow IMem[PC]$

## ID stage of Pipeline



- ID/EX[31:0] =  $PC_{ID} \leftarrow IF/ID[31:0] = PC_{IF}$
- ID/EX[63:32] =  $A_{ID} \leftarrow Reg[IR[25:21]]$
- ID/EX[95:64] =  $B_{ID} \leftarrow Reg[IR[20:16]]$
- ID/EX[127:96] =  $IMM \leftarrow SignExt(IR[15:0])$


## EXE stage of Pipeline for Load



- $EX/MEM[31:0] = PC_{BR} \leftarrow PC_{ID} + IMM \ll 2$
- $EX/MEM[32] = Zero \leftarrow A_{ID} == B_{ID}$
- $EX/MEM[64:33] = ALUO_{EX} \leftarrow (A_{ID} \text{ op } B_{ID})_{R\text{-TYPE}} \text{ or } (A_{ID} \text{ op } IMM)_{I\text{-TYPE}}$
- $EX/MEM[96:64] = B_{EX} \leftarrow B_{ID}$

CE, KWU Prof. S.W. LEE 29


## MEM stage of Pipeline for Load



- $MEM/WB[31:0] = D_{MEM} \leftarrow DMem[ALUO_{EX}]$
- $MEM/WB[63:32] = ALUO_{MEM} \leftarrow ALUO_{EX}$


CE, KWU Prof. S.W. LEE 30

# WB stage of Pipeline for Load



- $\text{Reg}[?] = (\text{ALU} \text{ or } \text{MEM})_{\text{Arithmetic}} \text{ or } (\text{D}_{\text{MEM}})_{\text{Load}}$


# Corrected Pipelined Datapath



- The **write register number** at the WB stage should be passed from the ID stage until it reaches the MEM/WB pipeline register.
  - $\text{ID/EX}[132:128] = \text{RD}_{\text{ID}} \leftarrow \text{IR}[19:15]$
  - $\text{EX/MEM}[101:97] = \text{RD}_{\text{EX}} \leftarrow \text{RD}_{\text{ID}}$
  - $\text{MEM/WB}[68:64] = \text{RD}_{\text{MEM}} \leftarrow \text{RD}_{\text{EX}}$




# Datapath used in all five stages of a load




CE, KWU Prof. S.W. LEE 33

## Graphically Representing Pipelines




CE, KWU Prof. S.W. LEE 34

## Execution of two instructions (Clock 1)




CE, KWU Prof. S.W. LEE 35

## Execution of two instructions (Clock 2)




CE, KWU Prof. S.W. LEE 36

## Execution of two instructions (Clock 3)




CE, KWU Prof. S.W. LEE 37

## Execution of two instructions (Clock 4)




CE, KWU Prof. S.W. LEE 38

## Execution of two instructions (Clock 5)



CE, KWU Prof. S.W. LEE 39

## Execution of two instructions (Clock 6)



CE, KWU Prof. S.W. LEE 40