

---

## Chapter Four – II (4/5)

1


### How to Stall the Pipeline

---

- Force control values in ID/EX register to 0
  - EX, MEM and WB do nop (no-operation)
- Prevent update of PC and IF/ID register
  - Using instruction is decoded again
  - Following instruction is fetched again
  - 1-cycle stall allows MEM to read data for I w
    - Can subsequently forward to EX stage


# Hazard Detection Unit

- Stall by letting an instruction that won't write anything go forward




CE, KWU Prof. S.W. LEE 3

## Modified Execution Example for Load replacing (C2)




CE, KWU Prof. S.W. LEE 4

## Modified Execution Example for Load replacing (C3)




CE, KWU Prof. S.W. LEE 5

## Modified Execution Example for Load replacing (C4)




CE, KWU Prof. S.W. LEE 6

## Modified Execution Example for Load replacing (C5)




CE, KWU Prof. S.W. LEE 7

## Modified Execution Example for Load replacing (C6)




CE, KWU Prof. S.W. LEE 8

# Modified Execution Example for Load replacing (C7)



CE, KWU Prof. S.W. LEE 9

## Basic MIPS pipeline implementation




A branch instruction updates PC and MEM/WB at the same clock

CE, KWU Prof. S.W. LEE 10


# Branch Hazards

- When we decide to branch, other instructions are in the pipeline!




- We are predicting “branch not taken”
  - need to add hardware for flushing instructions if we are wrong

## Datapath with Branch Handling




- Note: we’ve also moved branch decision to ID stage

## Corrected Datapath (Cycle 3)



CE, KWU Prof. S.W. LEE 13


## Corrected Datapath (Cycle 4)



CE, KWU Prof. S.W. LEE 14

## Data Hazards for Branches


- If a comparison register is a destination of 2<sup>nd</sup> or 3<sup>rd</sup> preceding ALU instruction



- Can resolve using forwarding

## Data Hazards for Branches


- If a comparison register is a destination of preceding ALU instruction or 2<sup>nd</sup> preceding load instruction
  - Need 1 stall cycle






# Data Hazards for Branches

- If a comparison register is a destination of immediately preceding load instruction
  - Need 2 stall cycles




## Branches

- If the branch is taken, we have a penalty of one cycle
- For our simple design, this is reasonable
- With deeper pipelines, penalty increases and static branch prediction drastically hurts performance
- Solution: dynamic branch prediction



A 2-bit prediction scheme

# Branch Target Buffer



CE, KWU Prof. S.W. LEE

19


## Branch Prediction

- **Sophisticated Techniques:**
  - A **"branch target buffer"** to help us look up the destination
  - Correlating predictors that base prediction on global behavior and recently executed branches (e.g., prediction for a specific branch instruction based on what happened in previous branches)
  - Tournament predictors that use different types of prediction strategies and keep track of which one is performing best.
  - A **"branch delay slot"** which the compiler tries to fill with a useful instruction (make the one cycle delay part of the ISA)
- Branch prediction is especially important because it enables other more advanced pipelining techniques to be effective!
- Modern processors predict correctly 95% of the time!

CE, KWU Prof. S.W. LEE

20

# Branch Delay Slot



## Scheduling Branch Delay Slot

CE, KWU Prof. S.W. LEE 21

# Exception Problem


- **Exceptions/Interrupts: 5 instructions executing in 5 stage pipeline**
  - How to stop the pipeline?
  - Restart?
  - Who caused the interrupt?

Stage	Problem interrupts occurring
IF	Page fault on instruction fetch; misaligned memory access; memory-protection violation
ID	Undefined or illegal opcode
EX	Arithmetic exception
MEM	Page fault on data fetch; misaligned memory access; memory-protection violation; memory error

- **Resolution: Freeze above & Bubble Below**

CE, KWU Prof. S.W. LEE 22

# Datapath supporting Exception handling



CE, KWU Prof. S.W. LEE 23

## Exception Properties

- **Restartable exceptions**
  - Pipeline can flush the instruction
  - Handler executes, then returns to the instruction
    - Refetched and executed from scratch
- **PC saved in EPC register**
  - Identifies causing instruction
  - Actually PC + 4 is saved
    - Handler must adjust

CE, KWU Prof. S.W. LEE 24

# Exception Example

- Exception on add in

```
40      sub $11, $2, $4
44      and $12, $2, $5
48      or  $13, $2, $6
4C      add $1,  $2, $1
50      slt $15, $6, $7
54      lw  $16, 50($7)
```


...

- Handler


```
80000180 sw $25, 1000($0)
80000184 sw $26, 1004($0)
```

...

## Handling Exception (Arithmetic overflow)



# Handling Exception (Arithmetic overflow)



CE, KWU Prof. S.W. LEE 27

## Multiple Exceptions

- **Pipelining overlaps multiple instructions**
  - Could have multiple exceptions at once
- **Simple approach: deal with exception from earliest instruction**
  - Flush subsequent instructions
  - “Precise” exceptions
- **In complex pipelines**
  - Multiple instructions issued per cycle
  - Out-of-order completion
  - Maintaining precise exceptions is difficult!

CE, KWU Prof. S.W. LEE 28

# Imprecise Exceptions

- Just stop pipeline and save state
  - Including exception cause(s)
- Let the handler work out
  - Which instruction(s) had exceptions
  - Which to complete or flush
    - May require “manual” completion
- Simplifies hardware, but more complex handler software
- Not feasible for complex multiple-issue out-of-order pipelines

## Final version of datapath and control

