















iMX8M Boot Configs

	Address	7	6	5	4	3	2	1	0
	0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]
	0x470[15:8]			001 - SD/eSD		Port S 00 - e 01 - e	SDHC1	Power Cycle Enable '0' - No power cycle '1' - Enabled via	SD Loopback Clock Source Sel (for SDR50 and SDR104 only)
	0x470[15:8]			010 - MMC/eMMC					'0' - through SD pad '1' - direct
	0x470[15:8]	Infinit-Loop (Debug USE only) 0 - Disable 1 - Enable		011 - NAND		Pages 00 - 1: 01 - 6: 10 - 3: 11 - 2:	4 2	Nand_Rov 00 - 3 01 - 2 10 - 4 11 - 5	v_address_bytes:
	0x470[15:8]		100 - QSPI		QSPI Instance 0 - QuadSPI0 1 - Reserved	IO "000" : Default			
	0x470[15:8]			110 - SPI NOR			Port Select: 000 - eCSPI1 001 - eCSPI2		SPI Addressing: 0 - 3-bytes (24-bit) 1 - 2-bytes (16-bit)
	0x470[15:8]		Others - Res	erved for future use					
		BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
SD/eSD	0x470[7:0]	Fast Boot: 0 - Regular	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Speed 00 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR50 011 - SDR50 111 - SDR104 101 - Reserved for DDR50 Others - Reserved		Reserved	
MMC/eMMC	0x470[7:0]	1 - Fast Boot		Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4 110 - 8-bit DDR (MMC 4 Else - reserved.		Speed 00 - Norm 01 - High 10 - Reser 11 - Reser	ved for HS200	USDHC1 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	USDHC2 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V
NAND	0x470[7:0]	BT_TOGGLEMODE	BOOT_SEA 00 - 2 01 - 2 10 - 4 11 - 8	ARCH_COUNT:	Toggle Mode 33MHz Preamble Delay, Read Latency: '000' - 1 6 GPMICLK cycles. '001' - 3 PMICLK cycles. '010' - 2 CPMICLK cycles. '010' - 2 GPMICLK cycles. '011' - 3 GPMICLK cycles. '101' - 4 GPMICLK cycles. '101' - 6 GPMICLK cycles. '110' - 6 GPMICLK cycles. '111' - 7 GPMICLK cycles. '111' - 13 GPMICLK cycles.		Reserved		
QSPI	0x470[7:0]	HSPHS: Half Speed Phase Selection 0 : select sampling at non-inverted clock 1: select sampling at inverted clock	HSDLY: Half Speed Delay selection 0 : one clock delay 1: two clock delay	FSPHS: Full Speed Phase Selection 0 : select sampling at non-inverted clock 1: select sampling at inverted clock	FSDLY: Full Speed Delay selection 0 : one clock delay 1: two clock delay	Reserved	Reserved	Reserved	Reserved
SPINOR	0x470[7:0]	CS select (00 - CS#0 (01 - CS#1 10 - CS#2 11 - CS#3		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

*			
	R900 10K R901 10K	BOOT_MODE0 BOOT_MODE0	2
	R902 10K R903 10K	BOOT_MODE1 BOOT_MODE1	2
BT_CFGO = 0	R90410K	SAI1_RXD0_TR0 SAI1_RXD0_TR0	2
BT_CFG1 = 1	R905 10K	SAI1_RXD1_TR1 SAI1_RXD1_TR1	2
BT_CFG2 = 0	R90610K	SAI1_RXD2_TR2 SAI1_RXD2_TR2	2
BT_CFG3 = 0	R90710K	SAI1_RXD3_TR3 SAI1_RXD3_TR3	2
BT CFG4 = 0	R90810K	SAI1_RXD4 SAI1_RXD4	2
BT_CFG5 = 1	R909 10K	SAI1_RXD5 SAI1_RXD5	2
BT CFG6 = 0	R910 10K	CAIA DVDS	
BT CFG7 = 0	R91110K	SAI1_RXD6 SAI1_RXD7 SAI1_RXD7	2
		SAI1 TXD0	
BT_CFG8 = 0 BT CFG9 = 0	R912 10K	SAI1_IXD0	2
DI_000 = 0	Keto	SAI1_IXD1	2
BT CFG10	R914 10K R915 10K	SAI1_TXD2 SAI1_TXD2	2
BT_CFG11 = 0	R91610K	SAI1_TXD3 SAI1_TXD3	2
BT_CFG12	R917 10K R918 10K R919 10K	SAI1_TXD4 SAI1_TXD4	2
BT CFG13	R920 10K	SAI1_TXD5 SAI1_TXD5	2
BT CFG14	R921 10K R922 10K	SAI1_TXD6 SAI1_TXD6	2
BT_CFG15 = 0	R923 10K	SAI1_TXD7 SAI1_TXD7	2

VDD_SNVS_3V3

Place tables BOOT TYPE and BOOT CFG on the bottom silkscreen layer
 It is possible to reorder the nets with purpose to simplify layout
 In case of reorder, please provide the schematic for review

BOOT TYPE	SW1	SW2
Boot From Fuses	0	0
Serial Downloader	0	1
Internal Boot (Development)	1	0
Reserved	1	1

BOOT CFG	SW5	SW6	SW7	SW8
EMMC	0	0	1	0
SD	1	1	0	0

JTAG

Title		
	NewVueLPC	
Size	Document Number	Rev
С	<doc></doc>	1 1