



i2c_data -


i2c_data_rise -






• state

STATI



state



i2c_data_fall -

i2c_clk -

i2c_clk_rise -


i2c_clk_fall -


i2c_r_w_bit -


i2c_ack_out -


wb_clk_i -

wb_rst_i -









c_ack_out==1

xmt_byte_done &
start_detected

state

STATE_A

state


STATE_A

state

STATE_W


tip_addr_b
(state == STATE_WR)

tip_addr_




:=
ADDR_BYT

tip_addr_byt




=
_DDR_ACK

tip_addr_ack



=
_READ

tip_read_byt



yte
(ITE)

tip_write_byt



.ack


tip wr ack


ie

z


ie

te





```
err = !i2c_a  
addr_ack =
```



ck_out & !i2c_ack_done & (start_detected | stop_de
!i2c_ack_out & !i2c_ack_done & !(start_detected | s



!xmt_byte_done &
!start_detected &
!stop_detected

ected)
stop_detected)



(state == STATE_WR_A

state

==
STATE_

ACK)

· - -

=
_RD_ACK

tip_rd_ack

