

CS 140 - Summer 2008 - Handout #21: I/O and Device Drivers

Memory and I/O buses CPU Memory FPU I/O Bus Integer Datapath Regs Mem. Bus I-cache MMU (e.g. 3.2 GB/s) D-cache FSB (e.g. 5 GB/s) L2 Cache I/O channel CPU accesses physical memory over a bus Devices access memory over I/O bus with DMA (DMA = Direct Memory Access) Devices can appear to be a region of memory




What is memory?

- SRAM Static RAM
 - like two NOT gates circularly wired input-to-output
 - 4-6 transistors/bit, actively holds its value
 - very fast, used to cache slower memory
- DRAM Dynamic RAM
 - a capacitor + gate, holds charge to indicate bit value
 - 1 transistor per bit! extremely dense storage
 - Charge leaks need slow sense amp. to decide if bit 1 or 0
 - Must re-write charge after (destructive) reading, periodically refresh
- VRAM "Video RAM"
 - Dual ported, can write while someone else reads
 - uncommon in modern PCs (regular DRAM won)



Communicating with a device

- Memory-mapped device registers
 - certain physical addresses correspond to device registers
 - Load/store gets status/sends instructions (not real memory!)
- Device memory
 - device may have memory/registers OS can write to directly!
- Special I/O instructions
 - Some CPUs have special I/O instructions (e.g. x86 in, out)
 - Llke load & store, but asserts special I/O pin on CPU
 - OS can allow user-mode access to I/O ports with finer granularity than page
- DMA: place instructions to card in main memory
 - typically need to "poke" card by writing to register
 - Overlaps computation with moving data over I/O bus



Example 1: IDE disk with DMA device driver is told to transfer disk data to buffer at address X CPU 5. DMA controller 2. device driver tells transfers bytes to buffer X, increasing disk controller to transfer C bytes from disk to buffer memory address cache and decreasing C until C = 0 DMA/bus/ interrupt 6. when C = 0, DMA interrupts CPU to signal - CPU memory bus memory buffer controller transfer completion PCI bus 3. disk controller initiates controller 4. disk controller sends each byte to DMA (disk) (disk)

Example 2: Network Interface Card Bus Link Interface Link Interface Link Interface Link Interface Link Interface Link Interface Network link Network

Device Driver Architecture

disk disk

- Device driver provides set of entry points for kernel
 - common interface -> simplicity, pluggability
- Unix: driver as a "file", /dev/something
 - -open(), close(), read(), write()
 - everything else: ioctl()
 - block devices (e.g. disk), character devices (e.g. terminal)
 - powerful idea: namespace != implementation
 /proc filesystem, Portal/FUSE, Plan 9, etc.
- Question: How should driver synchronize with card?
 - e.g. need to know when transmit buffers free or packets arrive, or when disk request is complete?

Simplest approach: Polling

- Periodically query hardware for status
 - Sent a packet? Keep asking if buffer is free.
 - Waiting to receive? Keep asking if card has a packet.
 - Disk I/O? Keep checking disk ready bit.
- Disadvantages of polling
 - Takes up CPU time which could otherwise be used
 - Either busy-waiting (responsive but inefficient)
 - ... or periodic checks
 - schedule for time in the future
 - means you might just miss it
 - -> longer latency for everything

Advanced? approach: Interrupt-driven drivers

- Instead, ask card to interrupt CPU on events
 - Interrupt handler runs at high priority
 - Asks card what happened (buffer free, new packet, etc.)
 - This is what most general-purpose OSes do
- Great for disks!
 - synchronous, predictable, rate limited...
- Bad under high network packet arrival rate
 - Packets can arrive faster than OS can process them!
 - Interrupts are very expensive (context switch)
 - Interrupt handlers have high priority!
 - Worst case: 100% of time in interrupt handler receive livelock
 - To avoid livelock/DoS: adaptive switching to/from polling