ECE 273: Introduction to Digital Logic

Lab <**7>** : < **Counters** >

By

<Hussein El-Souri> <Sean Di Censo>

Lab Instructor: < Zheming Liang >



Today Winter 2017

Honor Code:

I have neither given nor received unauthorized assistance on this graded report.

X___Hussein El-Souri

X__Sean Di Censo

Department of Electrical and Computer Engineering College of Engineering and Computer Science The University of Michigan-Dearborn

Objective

The purpose of this lab is to design a 4-bit counter using a JK FF.

Theory

Truth tables, state tables and k-maps were used in the design of this lab.

Equipment Used

• Software: Xilinx, PlanAhead.

• Hardware: BASYS Board

Procedure

First, we will start with a two-bit counter that follows this state diagram:

Α	В	A+	B+
0	0	0	1
0	1	1	0
1	0	1	1
1	1	0	0

Table 1: Two-bit state table

From this table and using the JK excitation table:

Q	Q+	J	K
0	0	0	Х
0	1	1	Х
1	0	х	1
1	1	х	0

Table 2: JK Excitation Table

Now we can generate a state excitation table:




Table 3:State Excitation Table

Q1 Q2	0	1
0		x
1	1	Х

Q1 Q2	0	1
0	х	
1	х	1





Table 4: J1 k-map

Table 5: K1 k-map

Table 6: J2 k-map

Table 7: K2 k-map

J1= Q2; K1= Q2 J2= 1; K2= 1;

Here FF 2 goes first since it will give the most significant bit. And now that we figured out the formulas we can draw the schematic as such:




Figure 1: Two-Bit Schematic

CE is clock enable (Q can change only if CLR LO and CE HI). That's why the CEO is the AND-ing of A,B, and CE.




Figure 2: Two-bit Symbol

We cascade two Two-but adders according to the following schematic bearing in mind our most significant bit assignment and setting up a proper clock divider.





Figure 3: Four Bit Adder

Speed here determines the speed of the clock.

Department of Electrical and Computer Engineering College of Engineering and Computer Science The University of Michigan-Dearborn Now for the test bench which is slightly different in this lab since we have to simulate more than one processes.



Having the test bench enables us to generate the waveforms:




Figure 4: Waveforms

Now to implement this on hardware using the PlanAhead software to assign pins according to these physical constraints:

```
# PlanAhead Generated
physical constraints
NET "D" LOC = M5;
NET "C" LOC = M11;
NET "B" LOC = P7;
NET "A" LOC = P6;
NET "FFCLK" LOC = G1;
NET "CLK" LOC = C8;
NET "SPEED" LOC = E2;
NET "CLR" LOC = N3;
```

Department of Electrical and Computer Engineering College of Engineering and Computer Science The University of Michigan-Dearborn A, B, C, D, and FFCLK are all LED bulbs that turn on in sequence to indicate a decimal digit for example in the waveform we see 0101 which is five this means P6 is off, P7 is on, M11 is off and m is on.

Results

We see that the board coincides with the waveforms displaying all decimal numbers between 0 and 15 in binary (0 and 1) such that 0 means the bulb is off and 1 means the bulb is on. The speed, and CLR are switches such that switching the Speed (E2) up increases the rate at which the counters increments the count and switching CLR(N3) up clears everything.

Conclusion

We conclude that counters are very simple yet very important components. They are used in several different field and can be utilized for several tasks.