ECE 273: Introduction to Digital Logic

Lab <8>: <Sequence Detector>

By

<Hussein El-Souri>

Lab Instructor: < Zheming Liang >



Sunday, April 9, 2017 Winter 2017

Honor Code:

I have neither given nor received unauthorized assistance on this graded report.

X___Hussein El-Souri

Objective

Design a system to detect a sequence of inputs. The system will monitor one input and it will control one output. The system shall be designed to detect the sequence 1101. If the system detects this sequence, it should toggle the state of its output. I must design the sequence detector two different ways; one using Mealy (using JK flip flops) and the other using Moore (using T flip flops) type state machines with minimal number of states.

Theory

The design of this lab requires the use of state diagrams, state tables, excitation tables and K-maps.

Equipment Used

• Software: Xilinx, PlanAhead, Logic Friday

• Hardware: BASYS 2 FPGA board

Procedure

First off, I start with the mealy state diagram.




Figure 1: Mealy State Diagram

חכ	N	IS	Z		
PS	X=0 X=1		X=0	X=1	
Α	Α	В	0	0	
В	Α	С	0	0	
С	D	В	0	0	
D	Α	В	0	1	

Table 1: State Table

0103	X=0		X=	=1	Z		
Q1Q2	Q1+	Q2+	Q1+	Q2+	X=0	X=1	
00	0	0	0	1	0	0	
01	0	0	1	1	0	0	
11	1	0	0	1	0	0	
10	0	0	0	1	0	1	

Table 2: State Assignment Table

Q1Q2	X=0		X=1		X=0		X=1		Z	
	J1	K1	J1	K1	J2	K2	J2	К2	X=0	X=1
00	0	Х	0	Х	0	Х	1	Х	0	0
01	0	Χ	1	Х	Х	1	Χ	0	0	0
11	Х	0	Χ	1	Х	1	Χ	0	0	0
10	Х	1	Χ	1	0	Х	1	Χ	0	1

Table 3: Excitation Table





Table 6: J2 K-map

Q1Q2 X	00	01	11	10
0				
1				1

Table 8: Z k-map

Z = Q1Q2'X

Now I design a VHDL Module that follows these equations through the following code:



I use this module to create a schematic symbol as such:




Figure 2: FBVHD symbol

Now I use this symbol and two J/k flip flops to design our mealy machine I also need a T flip flop to toggle the output and hold it at 1. I also need a clock divider and to make appropriate connections and I/O assignments resulting in the following main schematic:




Figure 3: Main Schematic

Saving the schematic properly will allow us to create a test bench that will simulate this circuit through the following code:

```
CLR <=
SPD :I
```

Simulating this code will allow us to generate the waveforms.




Figure 4: Waveforms

Now for the Moore machine it will follow this state diagram:




Figure 5: Moore state diagram

This diagram gives us the following state table:

PS	N		
Ρ3	X=0	X=1	z
S1	S1	S2	0
S2	S1	S3	0
S3	S4	S2	0
S4	S1	S5	0
S5	S5	S6	1
S6	S5	S 7	1
S 7	S5	S6	1
S8	S8	S1	1

Table 9: Moore state table

040000	X=0	X=1	_	
Q1Q2Q3	Q1 ⁺ Q2 ⁺ Q3 ⁺ Q1 ⁺ Q2 ⁺ Q3 ⁺		Z	
000	000	001	0	
001	000	010	0	
010	011	001	0	
011	000	100	0	
100	100	101	1	
101	100	110	1	
110	111	101	1	
111	100	000	1	

Table 10: State assignment table

010202	X=0	X=1	_
Q1Q2Q3	T1T2T3	T1T2T3	Z
000	000	001	0
001	001	011	0
010	001	011	0
011	011	111	0
100	000	001	1
101	001	011	1
110	001	011	1
111	011	111	1

Table 11: Excitation Table

Now I use k-maps to find minimized equations for T1,T2,T3 but for speed and accuracy I will use logic Friday.

$$T1 = Q1Q3X;$$

 $T2 = Q2Q3 + Q2X + Q3X;$
 $T3 = Q2 + Q3 + X'$
 $Z = Q1;$

Using these equations, I create a module:

```
begin

T1 <= Q1 AND Q3 AND X;

T2 <= (Q2 AND Q3) OR (Q2 AND X) OR (Q3 AND X);

T3 <= Q2 OR Q3 OR X;
Z <= Q1;

end Behavioral;</pre>
```

And from the module I create a symbol and from a symbol a main schematic for which I run a test bench and compare waveforms.




Figure 6: FBVHD_moore





Figure 7: moore main schematic

Results

Comparing waveforms, I deduce both designs are the same also after implementing mealy on the BASYS board using these constraints and planAhead



I can simulate the design on the board such that I switch inputs along with the clock only. Meaning every time, the FCLK turns on I can change the input and try to create a sequence.

Conclusion

I realized that sequence detection does not occur instantly meaning that the input can only be read and considered part of the sequence when the clock is active .