MAKERERE UNIVERSITY COLLEGE OF COMPUTING & INFORMATION SCIENCES

SCHOOL OF COMPUTING AND INFORMATICS TECHNOLOGY

END OF SEMESTER I EXAMINATION 2023/2024

PROGRAMME: COMPUTER SCIENCE

YEAR OF STUDY: II

COURSE NAME: EMBEDDED REAL-TIME SYSTEMS

COURSE CODE: CSC 2118

DATE: 20th Dec 2023 TIME: 12:00PM - 3:00PM

EXAMINATION INSTRUCTIONS

- a) ATTEMPT ALL QUESTIONS IN SECTION A (40 MARKS)
- b) ATTEMPT THREE (03) QUESTIONS IN SECTION B (60 MARKS)
- c) DO NOT OPEN THIS EXAM UNTIL YOU ARE TOLD TO DO SO
- d) ATTEMPT EACH QUESTION IN SECTION B ON A NEW PAGE
- e) ALL ROUGH WORK SHOULD BE IN YOUR ANSWER BOOKLET

SECTION A

- 1. What is a micro-controller? (3 marks)
- 2. What are bare-metal micro-controllers? (3 marks)
- **3.** How do RTOS-based micro-controller systems differ from bare-metal micro-controller systems (4 marks)
- 4. What unit/component of a micro-controller is used to digitize analog signals (2 marks)
- 5. How does security affect safety of an embedded system? (4 marks)
- 6. What's the basic difference between RISC and CISC architecture? (3 marks)
- 7. Which Instruction set architecture from the previous question, is most used in Harvard and AVR micro-controllers, and why? (4 marks)
- 8. What unit/component of a micro-controller is used for synchronization? (2 marks)
- 9. list the 5 steps of the embedded design methodology? (5 marks)
- 10. Which mode of communication delivers higher data transfer rates, parallel or serial?(2 marks)
- 11. How does I2C differ from SPI? (4 marks)
- 12. What is quantisation and when is it used in embedded systems? (2 marks)
- 13. What unit/component of a micro-controller is used to implement delay functions? (2 marks)

SECTION B


1. Analyze the code snippet below to answer the follow-on questions

```
void NewDelay(unsigned long mSecondsApx);
 1
 2
 3
    void setup () {
 4
     unsigned char *portDDRB;
     portDDRB = (unsigned char *) 0x24;
 5
 6
      *portDDRB |= 0x20;
 7
 8
9
   void loop () {
10
     unsigned char *portB;
     portB = (unsigned char *) 0x25;
11
12
      *portB |= 0x20;
13
     NewDelay(100);
     *portB &= 0xDF;
14
15
     NewDelay(100);
16
17
18
   void NewDelay(unsigned long mSecondsApx) {
19
     volatile unsigned long i;
20
      unsigned char j = 0;
21
      unsigned long endTime = 100 * mSecondsApx;
22
23
      i = 0;
      while (j = 0) {
25
       i++;
26
        if (i = endTime){
27
        j = 1;
28
29
       }
30
31
32
```

- a. Explain what the code snippet does. (3 marks)
- b. What are pointers in C/C++ and what are they often used for in Embedded systems? (2 marks)
- c. Explain the scope of each variable in the NewDelay function (4 marks)
- d. What is the purpose of the 'volatile' key word? (2 marks)
- e. What do the following Boolean equations equate to? (4 marks)
 - i. X.1
 - ii. X.0
 - iii. X^1
 - iv. X^0
- f. Identify and correct the errors stopping this code from running as it ought to. (5 marks)

- 2. Push buttons are used in a variety of embedded applications to trigger or stop an action when someone or something presses the switch. Assuming an input button on port B bit 2 is already externally debounced, use the Atmega 328p and the Appendix A and B for the following questions:
 - Use C/C++ to configure port B bit 2 as an input with pull-up enabled, and bit 5 as an output. Poll the input pin to determine when the button is pushed. (10 marks)
 - b. Modify your code in 2.a such that an LED connected on the output pin will flash at every odd press of the button and switch off at every even press of the pushbutton. In addition, the LED should increase its flashing rate by 1 Hz on each odd press. For example, the first time the button is pressed, the LED should flash at 1Hz, the second time the button is pressed, the LED should go off, the third time the LED is pressed, the light should flash at 2Hz, and so on. (10 marks)
- 3. Time delays are regularly used in embedded systems to determine when a given operation starts or stops executing. Using the Atmega 328p and Appendix A, B and C:
 - a. What bit configuration in which register, is needed to have a clock period of 16 microseconds for Timer Counter1? (4 marks)
 - b. Calculate the number of counts needed from the counter to make 1 second with the configuration stated in 3.a. (4 marks)
 - Use Counter 1 and one of its associated compare registers to make a custom delay function that takes in an integer as a parameter representing number of seconds. Show your entire code in C/C++ (12 marks)
- 4. A robotics company called RobodyneMetal is developing a new steel alloy made up of interstitially infused carbon in iron. This process requires placing a 5m(length)X5m(width)X0.002m(thickness) iron sheet into a 25m³ carbon bath in a kiln (a big oven) at a steady temperature of 200°C for 5hrs. The temperature must not deviate beyond a maximum of 0.5°C above or below the set temperature for a period longer than 60 seconds, within which corrective measures need to be taken to bring the temperature back to the set value. You have been tasked with designing and building an embedded system that monitors and controls the temperature of the kiln. The design of the embedded system should permit for other alloys to be made in the kiln, i.e the system should monitor temperature values from 100°C to 500°C and allow user input to set the operating parameters.
 - a. Sketch out a high-level architectural diagram of your proposed embedded system design (5 marks)
 - b. List the components explaining their uses to the system. (5 marks)
 - c. Given that your system needs to monitor temperature changes at a resolution of 0.1°C in order to make corrective measures before the maximum 0.5°C deviation, how many bits would you need for the ADC and how often would you need to measure the temperature, given that it takes the heating and cooling elements 10 seconds to cause a 1°C change to the kiln. Explain your working. (5 marks)
 - d. Draw a flow diagram for your embedded system (5 marks)

Appendix A



Atmega 328P pin out

Appendix B

108 6. GENERAL-PURPOSE INPUT/OUTPUT

6.4.1 PORTB - THE PORT B DATA REGISTER

Bit	7	6	5	4	3	2	1	0
0x25	PORTB7	PORTB6	PORTB5	PORTB4	PORTB3	PORTB2	PORTB1	PORTBO
Read/Write	R/W							
Default	0	0	0	0	0	0	0	0

• PORTB7-0: GPIO data value stored in bit n.

6.4.2 DDRB - THE PORT B DATA DIRECTION REGISTER

Bit	7	6	5	4	3	2	1	0
0x24	DDRB7	DDRB6	DDRB5	DDRB4	DDRB3	DDRB2	DDRB1	DDRBO
Read/Write	R/W							
Default	0	0	0	0	0	0	0	0

• DDRB7-0: selects the direction of pin n. If DDRBn is written '1', then PORTBn is configured as an output pin. If DDRBn is written '0', then PORTBn is configured as an input pin.


6.4.3 PINB - THE PORT B INPUT PINS ADDRESS

Bit	7	6	5	4	3	2	1	0
0x23	PINB7	PINB6	PINB5	PINB4	PINB3	PINB2	PINB1	PINBO
Read/Write	R	R	R	R	R	R	R	R
Default	-	-	-	-	-	-	-	-

• PINB7-0: logic value present on external pin n.

Appendix C

Figure 15-1. 16-bit Timer/Counter Block Diagram⁽¹⁾



15.11 Register Description

15.11.1 TCCR1A - Timer/Counter1 Control Register A

Bit	7	6	5	4	3	2	1	0	
(0x80)	COM1A1	COM1A0	COM1B1	COM1B0	-	-	WGM11	WGM10	TCCR1A
Read/Write	R/W	R/W	R/W	R/W	R	R	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

- Bit 7:6 COM1A1:0: Compare Output Mode for Channel A
- Bit 5:4 COM1B1:0: Compare Output Mode for Channel B

The COM1A1:0 and COM1B1:0 control the output compare pins (OC1A and OC1B respectively) behavior. If one or both of the COM1A1:0 bits are written to one, the OC1A output overrides the normal port functionality of the I/O pin it is connected to. If one or both of the COM1B1:0 bit are written to one, the OC1B output overrides the normal port functionality of the I/O pin it is connected to. However, note that the data direction register (DDR) bit corresponding to the OC1A or OC1B pin must be set in order to enable the output driver.

When the OC1A or OC1B is connected to the pin, the function of the COM1x1:0 bits is dependent of the WGM13:0 bits setting. Table 15-2 shows the COM1x1:0 bit functionality when the WGM13:0 bits are set to a normal or a CTC mode (non-PWM).

Table 15-2. Compare Output Mode, non-PWM

COM1A1/COM1B1	COM1A0/COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	Toggle OC1A/OC1B on compare match.
1	0	Clear OC1A/OC1B on compare match (set output to low level).
1	1	Set OC1A/OC1B on compare match (set output to high level).

Table 15-3 shows the COM1x1:0 bit functionality when the WGM13:0 bits are set to the fast PWM mode.

Table 15-3. Compare Output Mode, Fast PWM⁽¹⁾

COM1A1/COM1B1	COM1A0/COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	WGM13:0 = 14 or 15: Toggle OC1A on compare match, OC1B disconnected (normal port operation). For all other WGM1 settings, normal port operation, OC1A/OC1B disconnected.
1	0	Clear OC1A/OC1B on compare match, set OC1A/OC1B at BOTTOM (non-inverting mode)
1	1	Set OC1A/OC1B on compare match, clear OC1A/OC1B at BOTTOM (inverting mode)

A special case occurs when OCR1A/OCR1B equals TOP and COM1A1/COM1B1 is set. In this case the
compare match is ignored, but the set or clear is done at BOTTOM. See Section 15.9.3 "Fast PWM Mode" on
page 101 for more details.

Table 15-4 shows the COM1x1:0 bit functionality when the WGM13:0 bits are set to the phase correct or the phase and frequency correct, PWM mode.

Table 15-4. Compare Output Mode, Phase Correct and Phase and Frequency Correct PWM⁽¹⁾

COM1A1/COM1B1	COM1A0/COM1B0	Description
0	0	Normal port operation, OC1A/OC1B disconnected.
0	1	WGM13:0 = 9 or 11: Toggle OC1A on compare match, OC1B disconnected (normal port operation). For all other WGM1 settings, normal port operation, OC1A/OC1B disconnected.
1	0	Clear OC1A/OC1B on compare match when up-counting. Set OC1A/OC1B on compare match when down counting.
1	1	Set OC1A/OC1B on compare match when up-counting. Clear OC1A/OC1B on compare match when down counting.

Note: 1. A special case occurs when OCR1A/OCR1B equals TOP and COM1A1/COM1B1 is set. See Section 15.9.4 "Phase Correct PWM Mode" on page 103 for more details.

• Bit 1:0 - WGM11:0: Waveform Generation Mode

Combined with the WGM13:2 bits found in the TCCR1B register, these bits control the counting sequence of the counter, the source for maximum (TOP) counter value, and what type of waveform generation to be used, see Table 15-5. Modes of operation supported by the Timer/Counter unit are: Normal mode (counter), clear timer on compare match (CTC) mode, and three types of pulse width modulation (PWM) modes. See (Section 15.9 "Modes of Operation" on page 100).

Table 15-5. Waveform Generation Mode Bit Description⁽¹⁾

Mode	WGM13	WGM12 (CTC1)	WGM11 (PWM11)	WGM10 (PWM10)	Timer/Counter Mode of Operation	ТОР	Update of OCR1x at	TOV1 Flag Set on
0	0	0	0	0	Normal	0xFFFF	Immediate	MAX
1	0	0	0	1	PWM, phase correct, 8-bit	0x00FF	TOP	воттом
2	0	0	1	0	PWM, phase correct, 9-bit	0x01FF	TOP	воттом
3	0	0	1	1	PWM, phase correct, 10-bit	0x03FF	TOP	воттом
4	0	1	0	0	СТС	OCR1A	Immediate	MAX
5	0	1	0	1	Fast PWM, 8-bit	0x00FF	воттом	TOP
6	0	1	1	0	Fast PWM, 9-bit	0x01FF	воттом	TOP
7	0	1	1	1	Fast PWM, 10-bit	0x03FF	воттом	TOP
8	1	0	0	0	PWM, phase and frequency correct	ICR1	воттом	воттом
9	1	0	0	1	PWM, phase and frequency correct	OCR1A	воттом	воттом
10	1	0	1	0	PWM, phase correct	ICR1	TOP	воттом
11	1	0	1	1	PWM, phase correct	OCR1A	TOP	воттом
12	1	1	0	0	CTC	ICR1	Immediate	MAX
13	1	1	0	1	(Reserved)	-	-	-
14	1	1	1	0	Fast PWM	ICR1	воттом	TOP
15	1	1	1	1	Fast PWM	OCR1A	воттом	TOP

Note: 1. The CTC1 and PWM11:0 bit definition names are obsolete. Use the WGM12:0 definitions. However, the functionality and location of these bits are compatible with previous versions of the timer.

15.11.2 TCCR1B - Timer/Counter1 Control Register B

Bit	7	6	5	4	3	2	1	0	
(0x81)	ICNC1	ICES1	-	WGM13	WGM12	CS12	CS11	CS10	TCCR1B
Read/Write	R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	

• Bit 7 - ICNC1: Input Capture Noise Canceler

Setting this bit (to one) activates the input capture noise canceler. When the noise canceler is activated, the input from the input capture pin (ICP1) is filtered. The filter function requires four successive equal valued samples of the ICP1 pin for changing its output. The input capture is therefore delayed by four oscillator cycles when the noise canceler is enabled.

• Bit 6 - ICES1: Input Capture Edge Select

This bit selects which edge on the input capture pin (ICP1) that is used to trigger a capture event. When the ICES1 bit is written to zero, a falling (negative) edge is used as trigger, and when the ICES1 bit is written to one, a rising (positive) edge will trigger the capture.

When a capture is triggered according to the ICES1 setting, the counter value is copied into the input capture register (ICR1). The event will also set the input capture flag (ICF1), and this can be used to cause an input capture interrupt, if this interrupt is enabled

When the ICR1 is used as TOP value (see description of the WGM13:0 bits located in the TCCR1A and the TCCR1B register), the ICP1 is disconnected and consequently the input capture function is disabled.

· Bit 5 - Reserved Bit

This bit is reserved for future use. For ensuring compatibility with future devices, this bit must be written to zero when TCCR1B is written.

• Bit 4:3 - WGM13:2: Waveform Generation Mode

See TCCR1A register description.

• Bit 2:0 - CS12:0: Clock Select

The three clock select bits select the clock source to be used by the Timer/Counter, see Figure 15-10 on page 106 and Figure 15-11 on page 106.

Table 15-6. Clock Select Bit Description

CS12	CS11	CS10	Description
0	0	0	No clock source (Timer/Counter stopped).
0	0	1	clk _{I/O} /1 (no prescaling)
0	1	0	clk _{I/O} /8 (from prescaler)
0	1	1	clk _{I/O} /64 (from prescaler)
1	0	0	clk _{I/O} /256 (from prescaler)
1	0	1	clk _{I/O} /1024 (from prescaler)
1	1	0	External clock source on T1 pin. Clock on falling edge.
1	1	1	External clock source on T1 pin. Clock on rising edge.

If external pin modes are used for the Timer/Counter1, transitions on the T1 pin will clock the counter even if the pin is configured as an output. This feature allows software control of the counting.

15.11.3 TCCR1C - Timer/Counter1 Control Register C


Bit	7	6	5	4	3	2	1	0	_
(0x82)	FOC1A	FOC1B	-	-	-	-	-	_	TCCR1C
Read/Write	R/W	R/W	R	R	R	R	R	R	
Initial Value	0	0	0	0	0	0	0	0	

- Bit 7 FOC1A: Force Output Compare for Channel A
- Bit 6 FOC1B: Force Output Compare for Channel B

The FOC1A/FOC1B bits are only active when the WGM13:0 bits specifies a non-PWM mode. When writing a logical one to the FOC1A/FOC1B bit, an immediate compare match is forced on the waveform generation unit. The OC1A/OC1B output is changed according to its COM1x1:0 bits setting. Note that the FOC1A/FOC1B bits are implemented as strobes. Therefore it is the value present in the COM1x1:0 bits that determine the effect of the forced compare.

A FOC1A/FOC1B strobe will not generate any interrupt nor will it clear the timer in clear timer on compare match (CTC) mode using OCR1A as TOP. The FOC1A/FOC1B bits are always read as zero.

15.11.4 TCNT1H and TCNT1L - Timer/Counter1




The two Timer/Counter I/O locations (TCNT1H and TCNT1L, combined TCNT1) give direct access, both for read and for write operations, to the Timer/Counter unit 16-bit counter. To ensure that both the high and low bytes are read and written simultaneously when the CPU accesses these registers, the access is performed using an 8-bit temporary high byte register (TEMP). This temporary register is shared by all the other 16-bit registers. See Section 15.3 "Accessing 16-bit Registers" on page 91.


Modifying the counter (TCNT1) while the counter is running introduces a risk of missing a compare match between TCNT1 and one of the OCR1x registers.

Writing to the TCNT1 register blocks (removes) the compare match on the following timer clock for all compare units.

15.11.5 OCR1AH and OCR1AL - Output Compare Register 1 A




15.11.6 OCR1BH and OCR1BL - Output Compare Register 1 B



The output compare registers contain a 16-bit value that is continuously compared with the counter value (TCNT1). A match can be used to generate an output compare interrupt, or to generate a waveform output on the OC1x pin.

The output compare registers are 16-bit in size. To ensure that both the high and low bytes are written simultaneously when the CPU writes to these registers, the access is performed using an 8-bit temporary high byte register (TEMP). This temporary register is shared by all the other 16-bit registers. See Section 15.3 "Accessing 16-bit Registers" on page 91.

15.11.7 ICR1H and ICR1L - Input Capture Register 1



The input capture is updated with the counter (TCNT1) value each time an event occurs on the ICP1 pin (or optionally on the analog comparator output for Timer/Counter1). The input capture can be used for defining the counter TOP value.

The input capture register is 16-bit in size. To ensure that both the high and low bytes are read simultaneously when the CPU accesses these registers, the access is performed using an 8-bit temporary high byte register (TEMP). This temporary register is shared by all the other 16-bit registers. See Section 15.3 "Accessing 16-bit Registers" on page 91.

15.11.8 TIMSK1 - Timer/Counter1 Interrupt Mask Register

Bit	7	6	5	4	3	2	1	0	_
(0x6F)	-	_	ICIE1	-	-	OCIE1B	OCIE1A	TOIE1	TIMSK1
Read/Write	R	R	R/W	R	R	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

· Bit 7, 6 - Res: Reserved Bits

These bits are unused bits in the Atmel® ATmega328P, and will always read as zero.

• Bit 5 - ICIE1: Timer/Counter1, Input Capture Interrupt Enable

When this bit is written to one, and the I-flag in the status register is set (interrupts globally enabled), the Timer/Counter1 input capture interrupt is enabled. The corresponding interrupt vector (see Section 11. "Interrupts" on page 49) is executed when the ICF1 flag, located in TIFR1, is set.

· Bit 4, 3 - Res: Reserved Bits

These bits are unused bits in the Atmel ATmega328P, and will always read as zero.

• Bit 2 - OCIE1B: Timer/Counter1, Output Compare B Match Interrupt Enable

When this bit is written to one, and the I-flag in the status register is set (interrupts globally enabled), the Timer/Counter1 output compare B match interrupt is enabled. The corresponding interrupt vector (see Section 11. "Interrupts" on page 49) is executed when the OCF1B flag, located in TIFR1, is set.

• Bit 1 – OCIE1A: Timer/Counter1, Output Compare A Match Interrupt Enable

When this bit is written to one, and the I-flag in the status register is set (interrupts globally enabled), the Timer/Counter1 output compare A match interrupt is enabled. The corresponding interrupt vector (see Section 11. "Interrupts" on page 49) is executed when the OCF1A flag, located in TIFR1, is set.

• Bit 0 - TOIE1: Timer/Counter1, Overflow Interrupt Enable

When this bit is written to one, and the I-flag in the status register is set (interrupts globally enabled), the Timer/Counter1 overflow interrupt is enabled. The corresponding interrupt vector (see Section 11. "Interrupts" on page 49) is executed when the TOV1 flag, located in TIFR1, is set.

15.11.9 TIFR1 - Timer/Counter1 Interrupt Flag Register

Bit	7	6	5	4	3	2	1	0	_
0x16 (0x36)	-	-	ICF1	-	-	OCF1B	OCF1A	TOV1	TIFR1
Read/Write	R	R	R/W	R	R	R/W	R/W	R/W	•
Initial Value	0	0	0	0	0	0	0	0	

· Bit 7, 6 - Res: Reserved Bits

These bits are unused bits in the Atmel® ATmega328P, and will always read as zero.

• Bit 5 - ICF1: Timer/Counter1, Input Capture Flag

This flag is set when a capture event occurs on the ICP1 pin. When the input capture register (ICR1) is set by the WGM13:0 to be used as the TOP value, the ICF1 flag is set when the counter reaches the TOP value.

ICF1 is automatically cleared when the input capture interrupt vector is executed. Alternatively, ICF1 can be cleared by writing a logic one to its bit location.

· Bit 4, 3 - Res: Reserved Bits

These bits are unused bits in the Atmel ATmega328P, and will always read as zero.

• Bit 2 - OCF1B: Timer/Counter1, Output Compare B Match Flag

This flag is set in the timer clock cycle after the counter (TCNT1) value matches the output compare register B (OCR1B). Note that a forced output compare (FOC1B) strobe will not set the OCF1B flag.

OCF1B is automatically cleared when the output compare match B interrupt vector is executed. Alternatively, OCF1B can be cleared by writing a logic one to its bit location.

• Bit 1 - OCF1A: Timer/Counter1, Output Compare A Match Flag

This flag is set in the timer clock cycle after the counter (TCNT1) value matches the output compare register A (OCR1A). Note that a forced output compare (FOC1A) strobe will not set the OCF1A flag.

OCF1A is automatically cleared when the output compare match A interrupt vector is executed. Alternatively, OCF1A can be cleared by writing a logic one to its bit location.

• Bit 0 - TOV1: Timer/Counter1, Overflow Flag

The setting of this flag is dependent of the WGM13:0 bits setting. In normal and CTC modes, the TOV1 flag is set when the timer overflows. Refer to Table 15-5 on page 109 for the TOV1 flag behavior when using another WGM13:0 bit setting.

TOV1 is automatically cleared when the Timer/Counter1 overflow interrupt vector is executed. Alternatively, TOV1 can be cleared by writing a logic one to its bit location.

11. Interrupts

This section describes the specifics of the interrupt handling as performed in Atmel® ATmega328P. For a general explanation of the AVR® interrupt handling, refer to Section 6.7 "Reset and Interrupt Handling" on page 15.

- Each interrupt vector occupies two instruction words in Atmel ATmega328P.
- In Atmel ATmega328P, the reset vector is affected by the BOOTRST fuse, and the interrupt vector start address is affected by the IVSEL bit in MCUCR.

11.1 Interrupt Vectors in ATmega328P

Table 11-1. Reset and Interrupt Vectors in ATmega328P

Vector No.	Program Address	Source	Interrupt Definition
1	0x0000	RESET	External pin, power-on reset, brown-out reset and watchdog system reset
2	0x002	INT0	External interrupt request 0
3	0x0004	INT1	External interrupt request 1
4	0x0006	PCINT0	Pin change interrupt request 0
5	0x0008	PCINT1	Pin change interrupt request 1
6	0x000A	PCINT2	Pin change interrupt request 2
7	0x000C	WDT	Watchdog time-out interrupt
8	0x000E	TIMER2 COMPA	Timer/Counter2 compare match A
9	0x0010	TIMER2 COMPB	Timer/Counter2 compare match B
10	0x0012	TIMER2 OVF	Timer/Counter2 overflow
11	0x0014	TIMER1 CAPT	Timer/Counter1 capture event
12	0x0016	TIMER1 COMPA	Timer/Counter1 compare match A
13	0x0018	TIMER1 COMPB	Timer/Counter1 compare match B
14	0x001A	TIMER1 OVF	Timer/Counter1 overflow
15	0x001C	TIMER0 COMPA	Timer/Counter0 compare match A
16	0x001E	TIMER0 COMPB	Timer/Counter0 compare match B
17	0x0020	TIMER0 OVF	Timer/Counter0 overflow
18	0x0022	SPI, STC	SPI serial transfer complete
19	0x0024	USART, RX	USART Rx complete
20	0x0026	USART, UDRE	USART, data register empty
21	0x0028	USART, TX	USART, Tx complete
22	0x002A	ADC	ADC conversion complete
23	0x002C	EE READY	EEPROM ready
24	0x002E	ANALOG COMP	Analog comparator
25	0x0030	TWI	2-wire serial interface
26	0x0032	SPM READY	Store program memory ready

Table 11-2 shows reset and interrupt vectors placement for the various combinations of BOOTRST and IVSEL settings. If the program never enables an interrupt source, the interrupt vectors are not used, and regular program code can be placed at these locations. This is also the case if the reset vector is in the application section while the interrupt vectors are in the boot section or vice versa.

Table 11-2. Reset and Interrupt Vectors Placement in ATmega328P⁽¹⁾

BOOTRST	IVSEL	Reset Address	Interrupt Vectors Start Address
1	0	0x000	0x002
1	1	0x000	Boot reset address + 0x0002
0	0	Boot reset address	0x002
0	1	Boot reset address	Boot reset address + 0x0002

Note: 1. For the BOOTRST fuse "1" means unprogrammed while "0" means programmed.

The most typical and general program setup for the reset and interrupt vector addresses in Atmel® ATmega328P is:

Address	Labels Code		Comments
0x0000	jmp	RESET	; Reset Handler
0x0002	jmp	EXT INTO	; IRQ0 Handler
0x0004	jmp	EXT INT1	; IRQ1 Handler
0x0006	jmp	PCINT0	; PCINTO Handler
0x0008	jmp	PCINT1	; PCINT1 Handler
0x000A	jmp	PCINT2	; PCINT2 Handler
0x000C	jmp	WDT	; Watchdog Timer Handler
0x000E	jmp	TIM2_COMPA	; Timer2 Compare A Handler
0x0010	jmp	TIM2 COMPB	; Timer2 Compare B Handler
0x0012	jmp	TIM2 OVF	; Timer2 Overflow Handler
0x0014	jmp	TIM1 CAPT	; Timer1 Capture Handler
0x0016	jmp	TIM1 COMPA	; Timer1 Compare A Handler
0x0018	jmp	TIM1 COMPB	; Timer1 Compare B Handler
0x001A	jmp	TIM1 OVF	; Timer1 Overflow Handler
0x001C	jmp	TIMO COMPA	; TimerO Compare A Handler
0x001E	jmp	TIM0 COMPB	; TimerO Compare B Handler
0x0020	jmp	TIM0 OVF	; TimerO Overflow Handler
0x0022	jmp	SPI STC	; SPI Transfer Complete Handler
0x0024	jmp	USART_RXC	; USART, RX Complete Handler
0x0026	jmp	USART UDRE	; USART, UDR Empty Handler
0x0028	jmp	USART TXC	; USART, TX Complete Handler
0x002A	jmp	ADC	; ADC Conversion Complete Handler
0x002C	jmp	EE RDY	; EEPROM Ready Handler
0x002E	jmp	ANA_COMP	; Analog Comparator Handler
0x0030	jmp	TWI	; 2-wire Serial Interface Handler
0x0032	jmp	SPM RDY	; Store Program Memory Ready Handler
;	- 4	_	
0x0033	RESET: ldi	r16, high(RAN	MEND); Main program start
0x0034	out	SPH,r16	; Set Stack Pointer to top of RAM
0x0035	ldi	r16, low(RAM	END)
0x0036	out	SPL,r16	
0x0037	sei		; Enable interrupts
0x0038	<instr> xxx</instr>		-

Table 9.1: ATmega328P Interrupts						
Interrupt ISR C						
Pri.	Address	Source	Function Name	Description		
1	0x0000	RESET		System reset (power-on)		
2	0x0002	INT0	INTO_vect	External Interrupt Request 0		
3	0x0004	INT1	INT1_vect	External Interrupt Request 1		
4	0x0006	PCINT0	PCINTO_vect	Pin Change Interrupt Request 0		
5	0x0008	PCINT1	PCINT1_vect	Pin Change Interrupt Request 1		
6	0x000A	PCINT2	PCINT2_vect	Pin Change Interrupt Request 2		
7	0x000C	WDT	WDT_vect	Watchdog Time-out Interrupt		
8	0x000E	TIMER2 COMPA	TIMER2_COMPA_vect	Timer/Counter2 Compare Match A		
9	0x0010	TIMER2 COMPB	TIMER2_COMPB_vect	Timer/Counter2 Compare Match B		
10	0x0012	TIMER2 OVF	TIMER2_OVF_vect	Timer/Counter2 Overflow		
11	0x0014	TIMER1 CAPT	TIMER1_CAPT_vect	Timer/Counter1 Capture Event		
12	0x0016	TIMER1 COMPA	TIMER1_COMPA_vect	Timer/Counter1 Compare Match A		
13	0x0018	TIMER1 COMPB	TIMER1_COMPB_vect	Timer/Counter1 Compare Match B		
14	0x001A	TIMER1 OVF	TIMER1_OVF_vect	Timer/Counter1 Overflow		
15	0x001C	TIMER0 COMPA	TIMERO_COMPA_vect	Timer/Counter0 Compare Match A		
16	0x001E	TIMER0 COMPB	TIMERO_COMPB_vect	Timer/Counter0 Compare Match B		
17	0x0020	TIMER0 OVF	TIMERO_OVF_vect	Timer/Counter0 Overflow		
18	0x0022	SPI, STC	SPI_STC_vect	SPI Serial Transfer Complete		
19	0x0024	USART, RX	USART_RX_vect	USART Receive Complete		
20	0x0026	USART, UDRE	USART_UDRE_vect	USART Data Register Empty		
21	0x0028	USART, TX	USART_TX_vect	USART Transmit Complete		
22	0x002A	ADC	ADC_vect	ADC Conversion Complete		
23	0x002C	EE READY	EE_READY_vect	EEPROM Ready		
24	0x002E	ANALOG COMP	ANALOG_COMP_vect	Analog Comparator		
25	0x0030	TWI	TWI_vect	2-wire Serial Interface		
26	0x0032	SPM READY	SPM_READY_vect	Store Program Memory Ready		