
()

<u></u>

()

()

()



ो

. }

)

7

٩

.)

)

)

()

()

()

ૢ૽ૺ

ني)

NUMBER SYSTEMS

Integer part

Tradix

point.

 $dn^{n} \longrightarrow weight of the position.$ $dn^{n} \longrightarrow weighted value of digit in that position.$

Base (or) radiz :-

The no. of different symbols used to supresent a number in that number system is called base (or) readin of the number system.

Every number consists of two fasts integer & fraction separated by radix point.

Conversions: - (Base conversions)

- @ Decimal to any lease :-
 - → Toget integer part take successive divisions of decimal integer part with the required base and accumulate remainders in reverse order.
 - → To get fraction part take successive multiplications of decimal fraction part with the required base & accumulate integers in original order.

Ez:- Convert to base 2,8,16,4 for (108,6875)10.

$$\begin{array}{ccc}
8 & 108 \\
8 & 13-4 \\
\hline
1-5
\end{array} & (108)_{10} \longrightarrow (154)_8.$$

$$0.6875 \times 8 \longrightarrow 5.5 \longrightarrow 5$$

$$0.5 \times 8 \longrightarrow 4 \longrightarrow 4$$

$$\begin{array}{c|c}
16 & 108 \\
16 & AG - C \\
\hline
 & G - O
\end{array} \qquad (168) \qquad 16 & 168 \\
\hline
 & (108)_{10} \longrightarrow (6C)_{8G}.$$

$$\begin{array}{c}
0.6875 \times 16 \longrightarrow 11 \longrightarrow B \\
\hline
 & (0.6875)_{10} \longrightarrow (B)_{8G}.
\end{array}$$

$$\begin{array}{c|c}
4 & 108 \\
4 & 27-0 \\
4 & 6-3 \\
\hline
1-2
\end{array}$$
(108)₁₀ \rightarrow (1230)₄.

$$(0.6875)_{10} \longrightarrow (.23)_{4}$$

E.

6

٠ ١

$$(108.6875)_{10} \longrightarrow (1230.23)_{4}$$

(b) Any base to decimal:

To get decimal equivalent of a number in base'r' take summation of weighted values of all digits.

Ex:-
$$(627.34)_8$$
 $\Rightarrow 6x8^2 + 3x8 + 3x8 + 3x8 + 4x8^2 + 4x8^2 + 4x8^2 + 3x8^2 + 3x8^2$

(9) (3)
0
$$\rightarrow$$
 00
1 01
2 02
3 10
4 11
5 12
6 20
7 21
8 22

· (608.74) -> (200022.2111)

£

Ex:-
$$(704.25)8 \rightarrow ()a$$

 $8 = a^3 \rightarrow a$

@ Converting base (b) to base (b"):-

En: - 22 + 23 = 100. Then what is the base value of the numbers.

$$(2a)_{\chi} + (a3)_{\chi} = (100)_{\chi}$$
.

$$(2x+2)_{10} + (2x+3)_{10} = (x^2)_{10}$$

$$2n+2+2n+3=x^2$$

As base value cant be -ve, base is 5.

En:- 141 = 5. What can be the bossible base value.

$$\sqrt{4!} = 5.$$

$$x = 6$$
.

Ex:- find the base value which satisfies the equation $\frac{55}{5} = 11$.

$$\frac{5x+5}{5}=x+1.$$

equation is valid for any value of x.

:. $\frac{55}{5}$ = 11 is valid for any base value

the number; so hase ≥ 6.

Ex:- find the base values which satisfies the equation,

$$\frac{30a}{30} = |a\cdot|.$$

$$\frac{3\chi^2+2}{8\chi} = \chi+2+\frac{1}{\chi}.$$

$$\frac{3x^2+a}{ax} = \frac{x^2+ax+1}{x}$$

$$x^{2}-4x=0.$$

$$x=0,4.$$

.. Base is 4 as base Value cannot

be equal to zero. ী

ુ Ez:- find base value which satisfies •

the following two equations

simultaneously ો

Ì

ð

3

3

1

9

9

 \bigcirc

()

()

()

0

(_)

١

૽ૺ

٠Ĵ) 2+3=5 and 2×3=10

2+3=5

Base value ≥6.)

2×3=10

2×3 = &

x = 6.

.. Base is G.

(1) 4+5=9 and 4x2=10.

4+5=4

. V Base \$ 6/.

4 K& =/10/.

Base / B/

4+5=9.

Base ≥ 10.6

4x2=10.

These two equations

8 = 20 2

cannot be

satisfied simultaneously with any lease.

En: - find the base values which satisfy the equation \$144 = 12. و ______

> $\sqrt{x^2 + 4x + 4} = x + 2.$ $x^2+4x+4=(x+a)^2$

> > = 22+4x+4

equation is valid for any base value >5.

* find the number of possible val for so ewhich satisfy the equation (43)8 = (x0)y.

£01:- (43)8 = (20)y

4x8+3 = xy.

32 +3 = xy.

35 = xy.

 $y = \frac{35}{2}$.

Iwo possible values of x.

Pgno.20 Q.7 * find number of possible solutions

(123)5 = (28)y.

Sol:-1x25 + 2x5 +3 = xy +8.

25+10+3 = 24 +8.

38 = 24+8.

2y = 38 -8 = 30.

7y ≯9.

30 ~

15 🗸

10.

.6 ×

5 ×

3 × 10 -

IS 2 ×

30

3 hossible solutions.

* pgno.19 Q.1

$$\leq 0$$
:- $(135)_x + (144)_x = (323)_x$

$$\Rightarrow x^{2} + 3x + 5 + x^{2} + 4x + 4 =$$

$$3n^{2} + 2n + 3$$

$$=) \chi^2 - 5\chi - 6 = 0$$

$$\infty = 6, -1.$$

Base x = 6.

$$\frac{3x+x+a}{2x} = x+3+\frac{1}{x}$$
.

$$\frac{3\chi^2+\chi+2}{3\chi}=\frac{\chi^2+3\chi+1}{\chi}$$

$$3x^2 + x + 2 = ax^2 + 6x + 2$$

$$x^{2} - 5x = 0$$

$$x=0,5$$

15/9/14 :: Base x=5.

Addition in other base values:

En:
$$\left(\frac{26578}{63453}\right)$$

→ add every two digits in decimal. If sum is < base, keep the sum as it is.

→ If sum > base, then subtract the sum and base and put carry's to the poevious digits.

[This procedure only for adding two numbers]

$$* + \underbrace{\begin{pmatrix} 26543 \\ 26543 \\ 35264 \end{pmatrix}_{7}^{2}}_{65140}$$

$$\begin{pmatrix}
64025 \\
-36543
\\
\hline
24152
\end{pmatrix}$$

$$\begin{pmatrix} 6 & 2 & 0 & 4 & 7 \\ -3 & 7 & 6 & 4 & 5 \\ \hline 3 & 2 & 2 & 0 & 2 \end{pmatrix}$$

$$(1-2)_{4}^{+}$$

$$(2\cdot3)_{4}^{-}$$

$$(3)_{4}^{-}$$

$$(3)_{4}^{-}$$

$$(3)_{4}^{-}$$

$$(3)_{4}^{-}$$

$$(3)_{4}^{-}$$

$$(3)_{4}^{-}$$

$$\Rightarrow 01.10.$$

$$10.11$$

$$100.01$$

$$\Rightarrow (10.0)_{4}.$$

COMPLEMENTS

i) Radix complements [r's]

(i) Diminished radix complements

, \$

લ_{ું} છે.

্ব

...)

3

•

7

()

্ৰৌ

٣

, Ž

(i)

 $(N)_{r} = d_{n-1} d_{n-2} \dots d_1 d_0$.

T's complement :-

Assume a number (N_r)has 'n' number of digits in integer part and 'm' number of digits in fractional part, then

rs complement = $r^{m} - N (+ N \neq 0)$

(7-1)'s complement:

(TH)'s complement = Th -Tm-N.

Ex: - find 10's & 9's complement of (0030700)10.

10S comp --> 10 -0030700

$$\Rightarrow \begin{array}{c} 100000000 \\ \hline 0030700 \\ \hline 9969300 \end{array}$$

9's complements -> 107-10(0030700).

En:- (0607:89000)

10's complement ->

9's complement ----

8900

En: (00307.20600)8.

4096/0606 d 4347. \$06/08

7's complement
$$\longrightarrow$$
 $(8^5)_8 - (8^5)$

- (00307. 20600)

a's complement ->

1'S complement ->

Excer flood 19

Note: To get r's complement of a number in base r, leave least significant zeros as it is, substract first non-zero least significant digit from r' and substract remaining digits each from (r-1).

Joget (r-1)'s complement of a number in dease r, substract each digit from (r-1).

En:- 01001.10100

21s comp \rightarrow 10110.01100

1's comp \rightarrow 10110.01011.

Signed representation of linary numbers:

- (i) Signed magnitude.
- (i) 1's complement.
- dis a's complement.

Signed magnitude representation:

In signed magnitude representa--tion, MSB is used explicitly for sign which doesnot have any magnitude and the remaining luts are used for magnitude.

If MSB = 0, number is positive and if MSB = 1, number is negative.

6

Ó

C

Č

V,

En:-
$$0000 \rightarrow +0$$
.
 $1000 \rightarrow -0$.
 $0001 \rightarrow +1$
 $0100 \rightarrow +4$
 $1101 \rightarrow -5$

The range of 4 bit is

-7 to +7

- (24-1-1) to (24-1-1).

The range of n-luit is

$$-(a^{n-1}-1)$$
 to $(a^{n-1}-1)$.

The range of decimal integers can be refresented in n-bits in signed magnitude representation is as above.

In this supresentation zero has two supresentations to (0000) and -0 (1000).

18 complement supresentation:
$$-(2^{n-1})2^{n-2}n^{-3}$$

nsB 🥀

٩

3

٦

)

3

 \bigcirc

 \bigcirc

0

()

()

$$\begin{array}{c} 1000 \longrightarrow -7. \\ 1001 \longrightarrow -6. \\ 1100 \longrightarrow -3. \\ 1111 \longrightarrow -0. \\ 0001 \longrightarrow +1. \end{array}$$

The range is -7 to +7.

In i's complement representa-tion, the only but in MSB has
-ve weight and the weight is
-(2ⁿ⁻¹-1) and the remaining bits
have the ewights.

The range of decimal integers can be represented using n'bits in i's complement representation is

In this supresentation, zero has
two sufresentations +0 (0000) and
-0 (1111)

2's complement representation:
$$-(a^{n-1})a^{n-2}a^{n-3}...a^{1}a^{0}.$$

$$1000 \rightarrow -8$$

$$1001 \rightarrow -7$$

$$1100 \rightarrow -4$$

$$1111 \rightarrow -1$$

$$0000 \rightarrow 0$$

$$0001 \rightarrow +1$$

$$0101 \rightarrow +5$$

$$0111 \rightarrow +4$$

range is (-8 to +7).

In this representation, the only demonstrated map has -ve weight and the everiging (2^{m-1}) and the remaining bits have positive weights.

The range is

$$-8^{n-1}$$
 to $(8^{n-1}-1)$

the range of decimal integers a be represented using n-bits in a's complement representation is as above

In this supresentation, zero has only one supresentation (0000).

Enc. 1s comp

1s | 1001
$$\Rightarrow$$
 -6

010 \Rightarrow +6.

1s | 0101 \Rightarrow +5

1010 \Rightarrow -5

a's comp
a's comp
a's 0101
$$\Rightarrow$$
 -5
a's 0110 \Rightarrow +6
a's 0110 \Rightarrow -6.

not giving complement form beoz

Overflow:-

of range.

If the number of little is not sufficient to represent the result,

then we say there is overflow.

1s complement
$$\begin{array}{c}
1 \text{ is complement} \\
1010 \longrightarrow -5 \\
11010 \longrightarrow -5 \\
111010 \longrightarrow -5 \\
111111010 \longrightarrow -5 \\
0100 \longrightarrow +4 \\
00100 \longrightarrow +4 \\
00000100 \longrightarrow +4.$$

23 complement

In 1's comp and 2's comp representation, the extension of sign but does not change the decimal equivalent value.

$$\underbrace{\text{Ex.}^{\circ}}_{\text{als}} - \underbrace{\text{11000}}_{\text{11000}} \longrightarrow \text{AB} - 8$$

11100101

$$\frac{\text{method a } s - \frac{1}{2} \frac{13-1}{2 \frac{13-1}{1-1}} = \frac{6-1}{2 \frac{3-0}{1-1}} = \frac{3-0}{1-1}$$

of -27.

$$-27 = 100100.$$

$$-32+5 = -27$$

$$= 100101 \Rightarrow 25 comp$$

$$-32+5 = 11100101 \Rightarrow 25 comp$$

$$= 11100101 \Rightarrow 25 comp$$

Method 3:- $+27 \longrightarrow 00011011$ $-27 \longrightarrow 11100100$ 1s comp.

2's comp of +27 -> 11100101 >-27

3

•

.

()

Find signed magnitude, one's

complement and a's complement

representations of +28 using

bits.

Sol:- Signed mag \longrightarrow 00011100.

For the integers signed magnitude, is comp and a's comp and a's comp are same.

Substraction with complements:

in as complement.

i) 25 complement substraction:

Add A' to the a's complement of obtained in step1.

② If A≥B, sum produces an end carry Discard the carry, sum is the desired result.

(b) If A < B, sum for does not for oduce an end carry. Take a's complement of sum and for oduce -ve sign intront to

get the desired result.

is 1s complement method:
Add 'A' to the 1st complement

of B.

-> Observe the sumut obtained in step 1.

@ If A>B, sum produces an end carry, add 'i' to the LSB to get the desired result

(b) If A<B, sum doesnot header an end carry, Jake 1's complement of sum and feeduce -ve sign infront.

get the desired result.

Ex: substract using is compand as comp method.

(1001)2-(100)2

3012-13 comp:1001
0100
>> 1001
1011

0100

a's comp ::1001
0100

 $\begin{array}{c} \Rightarrow & 1001 \\ 1100 \\ \hline 0101 \end{array}$

=> 0101/

$$\frac{\text{Sol}:-}{-1100}$$

$$\frac{|\text{Sol}:-}{-1100}$$

$$\frac{|\text{Sol}:-}{-1100}$$

$$\frac{|\text{Sol}:-}{-1100}$$

$$\frac{|\text{Sol}:-}{+0011}$$

$$\frac{|\text{Sol}:-}{+0011}$$

$$\frac{|\text{Sol}:-}{+0011}$$

$$\frac{|\text{Sol}:-}{+0011}$$

$$\frac{|\text{Sol}:-}{+00111}$$

$$\frac{2s comp}{2s comp} \Rightarrow \begin{array}{c} 0101 \\ +0100 \\ \hline \\ comp \end{array} \Rightarrow \begin{array}{c} 0101 \\ \hline \\ 0111 \end{array}$$

Ex? - Two 2's complement numbers

X = 01100 and Y = 11011 are

added. X+Y in 2's comp

format using 6 bits.

- (d) 100111 (b) 000111
- © 0110001 (3) 111001.

$$Sol: - x = 01100$$

$$= y = 11011$$

$$\Rightarrow$$
 X = 001100

BOOLEAN ALGEBRA

$$\frac{OR(+)}{0+0=0} \quad \frac{AND(\cdot)}{0\cdot0=0} \quad \frac{INV('er)^{-})}{(NoT)}$$

$$0+1=1 \quad 0\cdot1=0 \quad \overline{0}=1$$

$$1+0=1 \quad 1\cdot0=0 \quad \overline{1}=0.$$

$$1+1=1 \quad 1\cdot1=1.$$

Qual of a function:

To get dual of a function replace, logical OR with logical AND and viceversa and replace logic o with logic 1 and viceversa.

Note :-

If a function is True then dual of that function is also true.

$$x+0=x$$

$$x+1=1$$

$$x+0=0$$

$$x+x=x$$

$$x+x=1$$

$$x-x=0$$

$$\overline{x}=x$$

$$x+y=y+x$$

$$x+y=y+x$$

$$x+y=y+x$$

$$x+y=y+x$$

$$x+y=y+x$$

$$x+y=y+x$$

$$x+y=y+x$$

$$x+y=x$$

$$x+y=y+x$$

$$x+y=x$$

$$x+y=x$$

$$x+y=x$$

$$x+xy=x$$

$$x+xy=x$$

$$x+xy=x$$

$$x+xy=x+y$$

$$x+xy=x+y$$

$$x+xy=x+y$$

$$x+xy=x+y$$

$$x+xy=x+y$$

$$x+xy=x+y$$

$$x-(x+y)=x-y$$

$$x-(x+y)=x-y$$

$$x-(x+y)=x-y$$

$$x-(x+y)=x-y$$

$$x-(x+y)=x-y$$

$$x-(x+y)=x-y$$

$$x-(x+y)=x-y$$

$$x-(x+y)=x-y$$

(x.y) = x+y.

 $(x+y) = \overline{x} \cdot \overline{y}$

$$\begin{array}{c} x + y + y = x \cdot y \cdot y & x \cdot y \cdot y = x + y + y \cdot y \\ xy + xy + yy & = & (x + y) \cdot (x + y) \cdot \\ xy + xy & (y + y) & = & (x + y) \cdot (x + y) \cdot \\ y + y + y \cdot (x + y) \cdot (x + y) \cdot \\ y + y + y \cdot (x + y) \cdot (x + y) \cdot \\ y + y + y \cdot (x + y) \cdot (x + y) \cdot \\ y + y + y \cdot (x + y) \cdot (x + y) \cdot \\ y + y \cdot (x + y) \cdot (x + y) \cdot (x + y) \cdot \\ y + y \cdot (x + y) \cdot (x + y$$

In canonical deforesentation, all the variables must be existed in complemented or uncomplemented form in all terms. * pgno.19 Q.a -127 in a's comp ---->. 10000001. -127 in 1's comp ----100000000. m:n = 2:1. * Q.3 y-bit as comp -> x3 x2x1x 8 bit -> x3 x3 x3 x3 x3 x3 x2 x1 Sign expansion. * Q.5 539 269-1 Sol= (-539)10 154-1 67-0 P + \$559 = 33-1

(01000011011)2

-539 = 2's comp of +539

(DE5)#.

101001111010

16 - 1

8421.


LOGIC GATES

OR GATE :-

A B inputs.

A	В	Y
0	0	0
O	t	l
ľ	0	1
t	1	1





If one ilp of OR gate is connected to zero, then the olp depends on other ilp. So zero is called Enabled ilp.

If one ilp is one, then is respective of other ilp, the olp is high. So logic '1' is called disabled ilp joy other ilp.

Enabled input :-

The ilp which is allowing other ilp's to has through the gate is called Enabled ilp.

Disabled input :-

The ilp which not allowing other inputs to has through the gat is disabled input.

The true ip or gate,

A B C Y=A+B+C0 0 0 \longrightarrow 0

0 0 \longrightarrow 1

0 1 0 \longrightarrow 1


1 0 0 \longrightarrow 1

1 1 0 \longrightarrow 1

or gate olp is zero when all ilp's are zeros.

AND GATE :-

: O'is disabled ilp.




"i" is enabled i/p.

The three ilp AND gate ্ট্র B C Y=ABC 0 0 --> 0 ্ট্র $0 \mid \longrightarrow 0$ ै $0 \longrightarrow 0$ ો ો 3 3 3 3 AND gate olp is 'i' only when all inputs are ones. NOT gate: - A -> ip. \bigcirc () () \bigcirc 0 Enabled and disabled ilp are not hossible for NOT gate. () If two not gates are carcaded, It acts as a buffer. Buffers helps in transmitting the voltages evith less noise, as it interduces noise margin. Ex:- If icm of wire has 0.5 V ٩ loss, by introducing buffers in wive, the effect can be

reduced.

The AND, OR, NOT are called basic gates as these are sufficient to implement any function.

DERIVED GATES :-



$$y = 0 + 2 = 0$$


'd' is enalled ilp.

$$\chi$$
 $= \sqrt{1+1} = 0$.

'i' is disabled ip.

The 3-ilp NOR gate is

A B C
$$Y = A + B + C = A \cdot B \cdot C$$
 $0 \quad 0 \quad 0 \rightarrow 1$
 $0 \quad 0 \quad 1 \rightarrow 0$
 $0 \quad 1 \quad 0 \rightarrow 0$
 $1 \quad 0 \quad 0 \rightarrow 0$
 $1 \quad 0 \quad 0 \rightarrow 0$
 $1 \quad 0 \rightarrow 0$



NAND gate :-

$$\begin{array}{c|c}
A & B & Y = \overline{A \cdot B} = \overline{A + B} \\
\hline
0 & 0 \to 1 \\
0 & 1 \to 1
\end{array}$$

$$\chi$$
 $\int_{1}^{\infty} \sqrt{1} \, dx = \chi = \chi$.

1' is enabled ilp.

The 3-ilp NAND gate is

A B C
$$Y = ABC = A + B + C$$
...

0 0 0 \rightarrow 1

0 0 | \rightarrow 1

0 1 0 \rightarrow 1

1 0 0 \rightarrow 1

1 0 | \rightarrow 1

1 0 \rightarrow 1

NANDGate Olp is zero only when all ilp's are 1's.

NAND, NOR and multiplexer are universal gates.

If it is possible to implement any function using a gates, then that gate is universal gate.

So, if basic fates are able to be implemented using universal gate then all the functions can be implemented using universal gate.

To prove this it must be fossible to implement three basic gates (AND, OR, NOT) using only the gates then it is universal gate.

NAND gate as universal gate:i) Implementation of Not gate.


$$A \longrightarrow Y = \overline{A \cdot A}$$

$$Y = \overline{A} \cdot A$$

in Emplementation of AND gate.

(11) Implementation of OR gate.

$$\overline{A}$$
 \overline{B}
 $Y = \overline{A \cdot B}$
 $= \overline{A + B}$
 $= A + B$



". NAND gate is universal gate.

NOR gate as universal gate

$$A \rightarrow A \rightarrow A \rightarrow B = A \rightarrow B$$
.

1) Not gate implementation.

٩

()


()

$$A \longrightarrow Y = \overline{A} + A = \overline{A}$$

ii) or gate implementation.


in) AND gate implementation.

() : NOR gate is a universal gate. ()




NAND-NAND implementation.

Eni- Implement f= (A+B) (C+D).



OR-AND implementation




NOR-NOR implementation

.: SOP form can be implemented with a-level NAND-NAND.

2-level

POS form can be implemented with a-level NOR-NOR.




The olp & will be I in the ext for

a two or more of the i/p P, a, R are zero.


- I two or more of the ilp's of P,Q,R are one.
- © odd no. of ilp's of Pair is zero.
- 1 odd no. of Up's of Prair is

Sol:- $\overline{t} = \overline{PQ \cdot QR} \cdot \overline{PR}$ $\overline{t} = \overline{PQ \cdot QR \cdot PR}$ $\overline{t} = \overline{PQ \cdot QR \cdot PR}$ $\overline{t} = \overline{PQ \cdot QR \cdot PR}$ $\overline{t} = \overline{PQ \cdot QR \cdot PR}$



En2- The olpf in the ckt

- @ P+Q+R
- 6 QtR
- @ P+R
- @P+Q+R.



$$f = (P+Q)(Q+R) + (P+R)(Q+R) \qquad \text{Juro-level NOR-NOR given}$$

$$f = (P+Q)(P+R) + Q+R \qquad \text{OR-AND.}$$

$$f = (P+Q)(P+R) + Q+R \qquad \text{OR-AND.}$$

$$f = (P+Q)(Q+R) + (P+R)(Q+R) \qquad \text{OR-AND.}$$

$$f = (P+Q)(Q+R) + (P+R)(Q+R) \qquad \text{OR-AND.}$$

$$f = (Q+Q)(Q+R) + (Q+R)(Q+R) \qquad \text{OR-AND.}$$

$$f = (Q+Q)(Q+R) + (Q+Q+R) \qquad \text{OR-AND.}$$

$$f = (Q+Q)(Q+Q+R) + (Q+Q+R) \qquad \text{OR-AND.}$$

$$f = (Q+Q)(Q+R) + (Q+Q+R) \qquad \text{OR-AND.}$$

$$f = (Q+Q)(Q+R) + (Q+Q+R) \qquad \text{OR-AND.}$$

$$f = (Q+Q)(Q+R) + (Q+Q+R) \qquad \text{OR-AND.}$$

$$f = (Q+Q)(Q+Q+R) + (Q+Q+R) + (Q+Q+R) \qquad \text{OR-AND.}$$

$$f = (Q+Q)(Q+Q+R) + (Q+Q+R) + (Q+Q+R) \qquad \text{OR-AND.}$$

$$f = (Q+Q)(Q+Q+R) + (Q+Q+Q+R) \qquad$$

.. Minimum 4 nand-gates sequired.

變

数等

t Ś

b . \$

t ģ

~_}

3

3

Ţ

3

7

()

()

0

()

()

()

()


()

(10)


E-8463-6-4-4

En:- min. no. of a-ilp nor gates required to implement f = A + BC. Sol:- f = A + BC.

: f= AA +BC.



+ = AA +BC.



65

૿ૺૺૣ

台

En: - find min no. of NAND gates orequire to implement A+AB+ABC. f = A+AB+ABC. f = A(1+B+BC) = A.

.. No NAND gate is required to implement A.

826- 2/-W

A	В	$Y = \overline{A}B + A\overline{B} = (A+B)(\overline{A}+\overline{B}).$	
0	0)	
0	1	_ ·	
t	0	$A \longrightarrow Y = A \oplus Y$	B
. !	1	0 B ← — /	

$$y = \overline{0 \cdot \alpha + 0 \cdot \overline{\alpha}}$$

$$y = \overline{\alpha} \cdot \alpha + 0 \cdot \overline{\alpha}$$

C)

F. 3

:)

()

• }

3

3

()

0

 \mathbb{O}

()

()

 \bigcirc

0

()

$$y = \overline{1 \cdot \alpha} + 1 \cdot \overline{\alpha}$$

$$y = \overline{\alpha}.$$

ilp. Both o' and i' are enable ilp.

So Ex-OR gate cannot be used for enalling a circuit or gate unlike hasic gates AND and OR.

2-ilp Ex-OR gate can be used to check unequality of inputs.

$$\frac{\alpha}{\alpha}$$
 $\frac{\alpha}{\alpha}$ $\frac{\alpha}{\alpha}$

3-ilp ex-or gate:-

The olp of gate will be 1, when the i/p is having odd number of one's.

Y= ABC + ABC + ABC + ABC > SOP minterms.

EX-NOR GATE :-

2-ilp EX-NOR gote can be used to Check equality of inputs.

$$y = 1$$

$$\frac{x}{x}$$
 $y=0$.

$$\begin{array}{c}
0 \\
\infty
\end{array}$$

$$\begin{array}{c}
1 \\
0 \\
0 \\
0
\end{array}$$

$$\begin{array}{c}
7 \\
0 \\
0 \\
0
\end{array}$$

$$\begin{array}{c}
7 \\
0 \\
0 \\
0
\end{array}$$

$$y = \sqrt{1 \cdot x} + 1 \cdot x$$

En-NOR gate cannot be used for enalling and disabiling the block.

3ilp En-NOR gote :-

$$ABCY=AOB$$
 $OOOOO$

$$(\overline{A} + \overline{B} + \overline{C}).$$

Multi-ilp Ex-NOR gate olp is I when even no. of one's present in i/p.

$$y = \overline{\lambda} y + \overline{\lambda} \overline{y}$$

$$y = \overline{\lambda} y + \overline{\lambda} \overline{y}$$

$$y = xy + \overline{\lambda} \overline{y}$$

$$y = xy + \overline{\lambda} \overline{y}$$

$$y = \overline{A}B + AB$$

$$= \overline{x}\overline{y} + \overline{x}\overline{y}$$

$$= x\overline{y} + \overline{x}y$$

$$= x + \overline{y}$$

$$y = \overline{A}\overline{b} + AB$$

$$= \overline{\chi}y + \overline{\chi}y$$

$$= \overline{\chi}y + \overline{\chi}y$$

$$= \overline{\chi}y + \overline{\chi}y$$

$$= \overline{\chi}y + \overline{\chi}y$$

$$y = \overline{A} \overline{B} + AB$$

$$= \overline{\lambda} \overline{y} + \overline{\lambda} \overline{y}$$

$$= \chi O y.$$

$$A \oplus B = \overline{A}B + AB = \overline{A \oplus B} = \overline{\overline{A} \overline{B} + AB}$$

$$A \bigcirc B = \overline{AB} + \overline{AB} = \overline{A \bigcirc B} = \overline{\overline{AB} + \overline{AB}}.$$

$$A \oplus B \oplus C = \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC} + \overline{ABC}$$

$$A \odot B \odot C = \overline{A} \overline{B} C + \overline{A} B C + \overline{A} \overline{B} C + \overline{A}$$


$$(A \odot B) \odot C = (\overline{A}\overline{B} + AB) \odot C$$


$$= P \odot C = P \overline{C} + P C$$

$$= \overline{A}\overline{B} + AB \overline{C} + (\overline{A}\overline{B} + AB) C$$

$$= (\overline{A}B + \overline{A}\overline{B}) \overline{C} + (\overline{A}\overline{B} + \overline{A}B) C$$

$$(AOB)OC = \overline{ABC} + \overline{ABC} +$$






En: - If 20 Ex-OR gates are connected in cascade as shown in figure.

Then olp 'f' is ___.

@ 0 @ 1 @ x @ x .




$$\overline{\chi} \oplus \chi = \overline{\chi} \overline{\chi} + \overline{\chi} \chi = 1$$

f = 1 as there are even number of $F \times -0R$ gates.


En: - The ilp combinations A,B,C for which olp = 1

a 010 b 100 c 110 d 001.




$$I = (A \oplus B) \odot (A \odot B) \odot C$$

$$\neq (A \oplus B) \odot (A \oplus B) \odot C$$



En: - The olp f'in the circuit off+1y.


@ o b 1 @ x⊕y @ xoy.



Sol:-2AyAXAXAXAY

PROPAGATION DELAY OF LOGIC
GATES :-

If there is a change in olp due to changes in the ilp, the change will occur in the olp after propagation delay time from the point infinite changed.



Overflow doesn't occur if the two numbers are in the range (-8 to 7) during addition (if one is -ve and other is tve).

If one number is tve and other

number is -ve, then overflow doesn't occur.

If two tre numbers on two we numbers, there is a possibility to occur overflow.

$$\begin{array}{c|c}
-3 & & & \\
\hline
-5 & & & \\
\hline
-8 & & & \\
\hline
\end{array}$$

$$\begin{array}{c}
0 & 0 & 0 & 1 \\
\hline
-8 & & & \\
\hline
\end{array}$$

$$\begin{array}{c|c}
-4 & & & & & & \\
\hline
-5 & & & & & & \\
\hline
-9 & & & & & \\
\hline
& & & & \\
\hline
& & & & \\$$

$$f = xy \overline{y} + \overline{x} \overline{y} y.$$

ું છ

্র

٨

ો

•

 \bigcirc

0

> using K-MAP, the no. of dogic
gates used decreases and no-of
infuts required may also decrease.

$$\Rightarrow$$
 A(C+C) + ABC = A+ABC
= A+BC.

The any number of variables,

EX-OR and EX-NOR cannot be

minimised.

In m' variable K-map grouping


number of adjacent cubes can

eliminate n-variables and the


resultant term will be of (m-m)

0 4-variable K-map:-

Variables.



5-variable K-map:-



Poime implicant:

The smallest possible product term which cannot be reduced further is called prime implicant.

The smallest possible gate

count is called minimal expression.

gate count = Jotal no. of gates use

Jotal no. of inputs

required.


lor gate with 3 ilps.
gate count = 4+9 = 13.


Essential prime implicant:-


If a prime implicant coverir atteast one mintern which is not covered by other implicants, then that prime implicant is called Exential frime implicant.

Redundant prime implicant:

The prime implicant which is not fresent in the minimal expression is talled redundant frime implicant.








In K-Map grouping, for brime implicants in a grouping if there is atteast one cube which is not covered by any other geoupings. Then it is called Brential prime implicant.

Ex: - Consensus theorem,


madin lant.

minimal expression ->
ABC + ABD + ABC.

To cover minterms which are not covered by essential frime implicants we need to consider same of non-essential PI in the minimal expression with minimum count.



@ find Pl, EPI, ME.





PI →4.


EPI -> a.

minimal expression:-

$$\overline{B}C + AB + B\overline{C}$$







D + AB + BC.

 $P. L \longrightarrow 3$ $EPL \longrightarrow 3$

Minimal expression

The code for gray codes is

AB (1) 00 01 11 10

00 0 1 3 2


01 4 5 7 6

11 12 13 15 14


10 8 9 11 10

(h) f(A1B1010) = (0,2,415,6,7, 8,10,13,159. 01 ĐO

PP
$$\rightarrow$$
 3+1=4.
EPP \rightarrow 3.
Minimal expression \rightarrow
 $\overline{B}\overline{D} + \overline{A}B + BD$.



1 f(A,B,C,D) = \(\sum_{1,3,4,5,10,11,12,13,14,15} \).




EPP
$$\longrightarrow 2$$
Minimal expression \longrightarrow
 $B\bar{C} + AC + \bar{A}\bar{B}D$.

P. I ---> 6

Minimal expression in POS:-

Ex:- find minimal expression.



minimal expression in pas


\$

A BC 00 01 Minimal expression in Sop ____

$$f = AB + \overline{A}B$$
.

SOP # POS.

En: - find minimal expression in SOP and POS for the Ju $+(A_1B_1C_1D)=\sum_{m}m(1,4,5,6,12,13,14,15).$



()

्रि

()

()

3

.)

0

.

1

.

3

)

9

0

0

0

0

()


()

()

()

٨

minimal expression in $SOP \rightarrow \overline{ACD + BD} + AB$.




minimal expression in POS.

$$(B+D)(A+\overline{C}+\overline{D})(\overline{A}+B).$$

redundant

En: - find minimal expression for sop and Pos.

MM (0,2,4,6,8,9,12,14).





minimal expression in $POS \rightarrow (A+D)(\overline{B}+D)(\overline{A}+B+C)$.


$$\Rightarrow$$
 $(AB+D)(\overline{A}+8+C)$

$$\Rightarrow \overline{A}D + BD + \overline{ABC} + \overline{CD}$$

redundant.








POS
$$\rightarrow (\overline{A} + \overline{B}) (A + \overline{D})$$
.
= $\overline{A} \, \overline{D} + A \overline{B} + \overline{B} \, \overline{D}$
= $\overline{A} \, \overline{D} + A \overline{B} \rightarrow Consensus theorem$.

Incompletely specified function (Don't Care):-


Function is defined as one for some combinations, defined as zero for some other combinations, for remaining combinations of itp, olp is not specified, means we are not expecting the olp for these ilp combinations. We don't care what system gives the olp for these combinations which are called don't cares. If don't cares are helping in minimising the expression, take the help of don't cares else don't care about don't cares. We don't need to cover all the don't cares.

MOTE 2-

If a grouping is cover in K-MAP is covering extra only



End- F(A,B,C,1D) = [m (0,8,9,12,13) + x(2,10,14,15).



$$F = (\overline{c})(A+\overline{b})(A+\overline{D}).$$


$$= \overline{c}(A+A\overline{D}+A\overline{b}+\overline{b}\overline{D})$$

$$= \overline{c}(\overline{b}\overline{D}+A)$$

$$= A\overline{c}+\overline{b}\overline{c}\overline{D}.$$

Functionality SOP may not be equal to Pos in the freezence of donteares. If dont cares all are used in one form and not used in other form, then functionality will be equal.

Sol:-
$$f(v, w, x, y, z) = x + yz$$
.
= $a^4 + a^3$
= $16 + 8 = 24 - 4 = 20$.



6.


(

Ġ.

No. of minterms excluding redundant terms is

(01) 24+23-22 = 16+8-4=20.

Number of minterms encluding redundant terms is, n(AUB) = n(A) + n(B) - n(AnB). n(AUBUC) = n(A) + n(B) + n(C) - n(AnB) - n(BnC) - n(CnA) n(AnBnC). n(



r 🐧

3

ু

3

ð

3

đ

3

3

Ŋ

()


()

()

()

()

(ر)



The olp depends on the combination of present inputs is called combinational circuit.


The olp depends on the sequence of combination of ilp's. for bequence we need a memory element. It is called sequential circuit.

COMBINATIONAL CIRCULTS

It does not needs any memory element.

HALF ADDER :-


$$C_0 = \sum m(3)$$
.





FULL ADDER :-

$$C_0 = \sum_{m} (3,5,6,7)$$
.

A BGM 00 01 11 10







ે


.)

)


3

3

3




FULL SUBTRACTOR :




En:- Design a combinational ckt which is finding as complement of 3 bit binary.


		•				
	Ba	BI	B _o	$\frac{\mathbb{T}_2}{-}$	T ₁	To
0	0	0	o ·	0	Ö	0
١	0	٥	ļ	t	ť	j
ર	0	1	ō	1	1	٥,
3	0	. 1	1	l	0	ţ
4	. t	o	Ô	1	o	O
ς	I	o	1	0	1	t
ç	i	1	0	O	ι	D
7	٠ . ١		1	o	. 0	1.

$$T_2 = \sum_{m} (1, 3, 3, 4)$$
.




$$T_a = B_a \overline{B_1} \overline{B_0} + \overline{B_2} B_0 + \overline{B_2} B_1.$$








To = Bo.




if: Design a combinational ext which converts 3-bit binary to gray.












$$90 = 8180 + 8180$$

$$90 = 81980$$



En: - conversion of Gray to binary.





for a 4-bit ripple carry adder, the time taken to give the sum output is (3tc+ts) and for carry output is (4tc).

for a n-bit supple cavery adder, time taken to give of

* sum \longrightarrow (n-1)tc+ts. [for ts>tc]

(expecting only sum)(n-1)tc+ts \longrightarrow (n)tc [expecting sum & $\frac{16\times12}{32}$ eg:- 16 bit addition, ts=15 ms and tc=12 ms. final carry]. $\frac{13}{192}$ sum \longrightarrow 15×12×10 + 15×10 = 180+15 = 195 ms.

carry \longrightarrow 16×12×10 = 192 ms.

Eg:- 4 bit addition, to=1.5 ns, ts=1 ns. Sum $\longrightarrow 3 \times 1.5 + 1 \longrightarrow 5.5 \text{ ns}$.


CARRY LOOK AHEAD ADDER :
Co = PC: +G.

Cn = Prucint + Gn-1.

C1 = Po Co + Go

= 60 (A0 +B0) + G0.

= to (Ao (Bo) + Ao Bo.



()

()

ો

ો

ો

٦

0

3

0

0

0

0

0

()

0


()

0


()

()

0



clock period must be greater than or equal to full adder delay.



for x=0 & Co=0

A+B.

for 2=0 & Co=1

A+8+1

for 221 & Co 20

A+B

for x=1 & co=1

4+8+1

a.c

A + as complement of B is (A-B).

Æ

63 83



COMPARATOR :-

6

6

ું

()


)

0


O

()

О



+(A>B) = ABI + AO BIBO + AIAO BO



f (A<B) = A, Ao Bo + Ao B, Bo + AI BI.

$$f(A=B) = \sum_{i=0}^{n} (0,5,10,15).$$

$$A_{1}A_{0} = 00 \quad 01 \quad 11 \quad 10$$

$$00 \quad 1 \quad 1 \quad 1$$

$$11 \quad 1 \quad 1$$

$$10 \quad 1 \quad 1$$

A>B
$$\Rightarrow$$

A_1B_1 + (A_1 \infty B_1) A_0 B_0.

A**\Rightarrow
 $A_1B_1 + (A_1 \infty B_1) A_0 B_0.$
 $A=B \Rightarrow$
 $(A_1 \infty B_1) (A_0 \infty B_1).$

Comparator olp for 4 bit inputs;

 $A < B \Rightarrow$
 $(A_1 \infty B_1) (A_2 \infty B_2).$
 $A > B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) A_1 B_1 + (A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A > B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A > B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) A_1 B_1 + (A_3 \infty B_3) (A_2 \infty B_2) A_1 B_1 + (A_3 \infty B_3) (A_2 \infty B_2) A_1 B_1 + (A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $A = B \Rightarrow$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $(A_3 \infty B_3) (A_2 \infty B_2) (A_1 \infty B_1) A_0 B_0.$
 $(A_3 \infty B_2) (A_1 \infty B_2) (A_1 \infty B_1)$**


E1 = \(\sigma (0,3,4,4,8) +


Eo = [m (0,2,4,6,8) +

d (10,11,12,13,14,15)

d (10,11,12,13,14,15)

1





E2 = B2 B0 + B2B1 + B2B1 B0

()

()

()

0

(_)

Ę j

Eo = Bo.

Excess 3 to BCD :-

~~~		~~~	-			
	Es Ea	E	Eo	83	B2	BIE
3+0	0 0	t	1	O	۵	O
3+1	o 1			0	O	o
3+2	0 1	0	1	O	o	ŧ
3+3	o "l	Ť	0	0	0	ţ
3+4	0 1	ŧ	1	0	t	0
3 † 5		o 0	o	0	Į	b
3 † 6	1 0	ס ָ ס	1	. 0	t	t
3+4	l t	) 1	o	O	ì	t
3 + 8	1 0	) [	1	t	0	O
3+9	ι	l 0	0	1	0	0
B 2 =	5m (	11,12)	) +	d (0,1,	غ _ا ر3,	,14,

$$B_a = \sum_{i=1}^{n} (7,8,9,10) + d(0,1,2,13,14,11)$$

$$B_1 = \sum m(5,6,9,10) + d(0,1,2,13,14,15)$$

$$Bo = \sum m(4,6,8,10,1a) + d(0,1,2,13,14,15)$$

Eg: - Design a combinational ckt


giving olp,

F(A,B,C1D)=1,

when decimal equ of Elp

binary decimal combination is

prime number.




 $P = \overline{BCD} + \overline{ABC} + \overline{BCD} + \overline{ABD}$  (OT)  $B\overline{CD} + \overline{ABC} + \overline{BCD} + \overline{ACD}$ 

g:- Design a combinational ckt.

which is giving olp one if the


decimal equivalent of 4-bit leinary


is even (or) prime.




$$f(A_1B_1C_1D) = (B+C+\overline{D})(\overline{A}+\overline{B}+\overline{C}+\overline{D}).$$


MULTIPLEXER 2-







8:1 Multiplexer: =-




 $Y = \overline{S_2} \, \overline{S_1} \, \overline{S_0} \, \overline{I_0} + \overline{S_2} \, \overline{S_1} \, S_0 \, \overline{I_1} + \overline{S_2} \, \overline{S_1} \, S_0 \, \overline{I_2} + \overline{S_2} \, S_1 \, S_0 \, \overline{I_3} + \overline{S_2} \, \overline{S_1} \, \overline{S_0} \, \overline{I_2} + \overline{S_2} \, \overline{S_1} \, S_0 \, \overline{I_3} + \overline{S_2} \, \overline{S_1} \, \overline{S_0} \, \overline{I_4} + \overline{S_2} \, \overline{S_1} \, S_0 \, \overline{I_5} + \overline{S_2} \, \overline{S_1} \, \overline{S_0} \, \overline{I_6} + \overline{S_2} \, \overline{S_1} \, S_0 \, \overline{I_7}.$ 

Sg:- Design a 4:1 Mux using minimum no. of 2:1 multipleacus.

$$\frac{4}{2} + 1 = 2 + 1 = 3$$


.. 3 2:1 mux are required to represent 4:1 mux.



When a higher order mun is beforevented using a lower order mux, then the LSB select line is sufviewented to the first range mux.

8

Exis- Design a 8:1 mux rusing minimum no. of 2:1 Mux.



NOTE ?-To constauct a 2": 1 Mux, using min no. of 2:1 MUX, then minimum of (2-1) muttiplexers are required. ( ) Eg:- Derign 16:1 Multiplexer with min no. of 4:1 MUX. .  $\frac{16}{4} + \frac{4}{4} \Rightarrow 4 + 1 = 5.$ . 12-1ª () I4 .-401 Y  $\bigcirc$ () I8 ()

O Tu

O 14

() 4<u>5</u>

(<u>)</u>

Y

Eg:-find min. no of 4:1 Mux required to construct 1024:1 Mux.

$$\frac{a^{10}}{4} + \frac{a^{8}}{4} + \frac{a^{6}}{4} + \frac{a^{4}}{4} + \frac{a^{3}}{4}$$

$$\Rightarrow 256 + 64 + 16 + 4 + 1$$

$$\Rightarrow 341$$

Eg:- find min no. of 4:1 MUX
required to construct 4096:1

and find min no. of 8:1 MUX
required to construct 4096:1

$$\frac{4096}{4} + \frac{1024}{4} + \frac{256}{4} + \frac{64}{4}$$

$$\frac{16}{4} + \frac{14}{4}$$

$$\Rightarrow 1024 + 256 + 64 + 16 + 44 + 1$$

$$\Rightarrow 1024 + 341$$

$$\Rightarrow 1365$$

$$\frac{4096}{8} + \frac{512}{8} + \frac{64}{8} + \frac{8}{8}$$


$$\Rightarrow 512 + 64 + 8 + 1$$

$$\Rightarrow 585.$$

Eg: - find min. no. of 2:1 MUX
required to construct 9:1 MUX
801:-

	Sa.	5,	So.	Y
0	0	o	o	Lo
0	. <b>o</b> :	0	1	L
O	o	t.	O	L2
0	0	ţ	1	13
0	ι	o	0	Ly
0	I	0	1	$\mathbb{I}_{\mathcal{S}}$
0	1	t	o	I.
0	1	t	1	L7
- l	- 0	0	-0-	Po

When Sg.
When S3 = 0, Io to II is
teansferred to the olp, When
S3 = 1, Ig is passed to the olp
directly.




Extracign a 10:1 mux wing with min no. of 2:1.

When S3 = 0, To to II is transferred to 0/p.

$$\frac{10}{2} + \frac{5}{2} + 1$$


$$\Rightarrow 5 + 2 + 1 + \underline{1} = 9,$$




Eg:- Besign 2:1 Mux ruing HII MUX.  $\{\xi_i\}$ ्रि  $\{\cdot\}$ 4:1 3 8, 80 **t** 3 1 • Sol:- There are many possibilities *>* for this implementation. Þ ) ) 7 7 4:1  $\bigcirc$ SI So () 0 0 NOT gate implementation using 0 multiplexer: 0 () ુ S = 19. ं 2:1  $\overline{\mathsf{A}}$  . MUX ं


Ą


6




As it is possible to implement three hasic gates using MUX, SO we can say that MUX is an universal gate.











ACB 000 001 010 011 100 101 110 111 0 2 1 3 4 6 5 7





CBA, XO XI X2 X3 X4 X5 X6 X7 BCC/4 000 001 010 011 100 101 110 111 0 (4) 2 6 1 (5) (3) (7)

BCA 000 001 010 011 100 101 110 111 0 4 1 5 2 6 3 7


ruing 4:1 MUX rusing 'A' and 'c' as select lines.










using 4:1 190x using B' and c' as select lines,





using 4:1 Mux rusing c' and A' one select lines,





2

6

F (A,B,C,D)

implement

(d) none.

()

0

0

()

()

្វ

9

Sol: -


functions.

0

$$\begin{array}{c} \mathbb{L} \longrightarrow (C+D). \\ \mathbb{L} \longrightarrow (C+\overline{D}). \end{array}$$

$$\mathfrak{l}_{\lambda} \longrightarrow co_{\mathfrak{d}}.$$


$$\mathbb{I}_3 \longrightarrow c \oplus \mathfrak{p}$$
.



By considering BD as select lines,

$$Ac(0)$$
 0 01 10 11  $Ac(0)$  0 0 1 4 5  $Ac(0)$  0 3 6 7  $Ac(0)$  8 9 12 13  $Ac(0)$  10 11 14 15

$$P_0 \rightarrow \overline{A}C + A\overline{C} \rightarrow A\overline{\Theta}C.$$
 $P_1 \rightarrow \overline{A} + C$ 
 $P_2 \rightarrow \overline{A} + C$ 
 $P_3 \rightarrow \overline{A}C + A\overline{C} \rightarrow A\overline{\Theta}C.$ 




Now considering C,A are select lines


C.A	60	<i>0</i> (	10	1 11
80 (00)	0	(3)	(2)	10
BD (01)	①	9	3	(1)
B5 (10)	4	la	6	<u>(1</u>
By (III)	5	(13)	<b>(7</b> )	15

$$\mathbb{L}_0 \to \widehat{\mathbb{B}}\mathbb{D} + \widehat{\mathbb{B}}\overline{\mathbb{D}} \longrightarrow \widehat{\mathbb{B}}\oplus \mathbb{D}.$$


$$\mathcal{L}_{1} \rightarrow \overline{\mathcal{B}}\overline{\mathcal{D}} + \mathcal{B}\overline{\mathcal{D}} \rightarrow \mathcal{B}\overline{\mathcal{O}}\overline{\mathcal{D}}$$

$$f_3 \longrightarrow \widehat{B}O + B\overline{D} \longrightarrow B \oplus O.$$






$$f(A_1B_1C_1D) = \overline{A_1C_1}(B_1) + \overline{A_1C_2}(B_1) + \overline{A_1$$




SOP form -> AB+CD+ AC + AD



POS form 
$$\Rightarrow$$
 (A+B+C).  
(A+B+D).  
(A+C+D).

To know the minterms,

Eg: - Find no. of P.I and E.P.I for for f(A1B,CID) implemented by the circuit shown in the figure.



801:- 
$$\underline{f}_0 \longrightarrow \overline{b} \cdot c = b + \overline{c}$$


$$\underline{f}_1 \longrightarrow \overline{b} + \overline{c} = b \cdot c$$


$$\underline{f}_2 \longrightarrow \overline{b} + \overline{c} = \overline{b} \cdot c.$$


$$\underline{f}_3 \longrightarrow \overline{(1+c)} \cdot b$$

$$= \overline{0} \cdot = 1.$$

$$=$$
  $\overline{0}$ .  $=$  1.







E·P·1 →3

Minimal expression


$$\overline{C} + \overline{A}b + A\overline{b}$$
.

* 
$$Pq.55 \ Q.4$$

Sol:-  $f_0 \rightarrow P+Q$ 
 $f_1 \rightarrow P$ 
 $f_2 \rightarrow PQ$ 

_	RS	0 0	οι	ιo	113
PQ	(00)	0	1	a	3
p 6	(01)	ધ	5	6	7
ρē	(10)	8	(a)		(1)
p	a (11)-	(12)	(3)	( <u>u</u>	<u>(F)</u>
		1	1	$\downarrow$	1
		P+&	P	pa	, P.


f(P,QR,S)===0(0,819,11,12,13,14,15)



f(P,a,R,s) = PQ + PR PS + QRS.

f

* 2.9 pgno.56



For enabling MUX, EN=1 must.

$$A_0 = 0$$
.

$$\frac{A_1}{o} \frac{A_0}{o}$$

F(x,y,z) = 
$$\overline{A_1}$$
,  $\overline{A_0}$  To +  $\overline{A_1}$  Ao  $\overline{I_1}$  +  $\overline{A_1}$  Ao  $\overline{I_2}$  +  $\overline{A_1}$  To  $\overline{I_2}$  To +  $\overline{A_1}$  To +  $\overline{A_1}$  Ao  $\overline{I_2}$  To +  $\overline{I_2}$  And  $\overline{I_2}$  To +  $\overline{I_2}$  And  $\overline{I_2}$  To +  $\overline{I_2}$  And  $\overline{I_2}$  A

$$P = \overline{Z} \times + \overline{Z} \cdot Y$$

$$f = \overline{Y} P + Y \times \cdot Y$$

$$= \overline{Y} (\overline{Z} \times + \overline{Z} \overline{Y}) + X \cdot Y$$

$$= X \overline{Y} \overline{Z} + Z \overline{Y} + X \cdot Y \cdot Y$$

$$= X (Y + \overline{Y} \overline{Z}) + \overline{Y} Z \cdot Y$$

$$= X (Y + \overline{Z}) + \overline{Y} Z \cdot Y$$

$$= X (Y + \overline{Z}) + \overline{Y} Z \cdot Y$$

$$= X (Y + \overline{Z}) + \overline{Y} Z \cdot Y$$

$$= X (Y + \overline{Z}) + \overline{Y} Z \cdot Y$$


$$= X (Y + \overline{Z}) + \overline{Y} Z \cdot Y$$


$$= X (Y + \overline{Z}) + \overline{Y} Z \cdot Y$$

$$= X (Y + \overline{Z}) + \overline{Y} Z \cdot Y$$

$$= X (Y + \overline{Z}) + \overline{Y} Z \cdot Y$$

$$= X (Y + \overline{Z}) + \overline{Y} Z \cdot Y$$





$$Y = \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC}$$

$$Z = Y + \overrightarrow{C}$$

$$= \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{C}$$

$$= \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{C}$$


$$= \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{C}$$

$$= \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{C}$$

$$= \overrightarrow{ABC} + \overrightarrow{ABC} + \overrightarrow{C}$$

$$= \overrightarrow{ABC} + \overrightarrow{C}$$

#### 2.6 pgno.58




$$g = |\overline{x}| + 0 \times | = \overline{x}|.$$

$$f = \overline{x}_2 g + x_2 \times |.$$


Sz=1 always.

floating inputs in the TTL logic family are considered as logic 1


:  $Y = \overline{BA}(0) + \overline{BA}(1) + \overline{BA}(1) + BA(1) + BA(0)$ 



g:-Implement 1:4 DEMUX using minimum number of 1:2 DEMUX.




Eg: Implement 1:8 DEmux using minimum number of 1:2 DEMUX.



Eg: - Implement the function  $f(A,B,C) = \sum_{m} (0,1,4,5) \text{ using}$ 1:8 DEMUX and some combinations,

gates. A DEMUX and some combinations.

f(A,B,C) = ABC + ABC + ABCABC + ABC.



DECODER: (nxan).
3:8 Decoder:

्रे

**(3)** 

()

À

٩

1

0

()

0

 $\bigcirc$ 

()

0

ો

.

EABC Vΰ EABC 14 EABC Y2: 3:8 EABC Y3 Decoder 44 EABC EABC 45 EABC 46 44 EABC. E

E A B C Y0 Y1 Y2 Y3 Y4 Y5 Y6 Y7
O x x x 0 0 0 0 0 0 0 0
1 0 0 0 1 0 0 0 0 0 0

( 0 1 1 0 0 0 1 0 0 0 0

1 1 0 0 0 0 0 0 1 0 0 0

1 10 10 0 0 0 0 10 0

1 1 1 0 0 0 0 0 0 0 1 0

1 1 1 1 0 0 0 0 0 0 0 1


This is for logic high enable decoder block.

EABC Yol EABC 41 EABC 3:8 Y3 EABC Decoder yy EABC 45 EABC 76 EABC EABC. le


This is logic o'enable and logic!' outputs 3x8 decoder.

The kuth table for logic 11 enable and logic 10 outputs 3x8 decoder is


Ε	A	В	c	Yo	۷,	Y2-	Ya	Υυ	45	Ύ	¥4
0	×	×	×	1	t	ŧ	1	1	i	ı	1
l	٥	0	0.	Q	ŧ	τ.	t	ţ	t	₹.	1
t	0	0	1	ŧ	O	ŧ	t	t	t	Ţ	١
t	0	t	0	t	į	٥	φ	1	{	Į.	1
. l _{i j}	Ó	t	ı	ı	ŧ	l	0	ŧ	ŧ	ŧ	1
Ų	(	0	0	1	1	t	1	0	₽	٧	
1	i	0	t	,1	. 1	i	1	}	ιφ	•	•
1	ŧ	Į	0	t		ł	1	ŧ	t	1 0	)
1	ŧ	ı			t	ŧ	τ	t	t	ı	1



The teuthtable and pindiagram for logic o'tand logic o' olp 3x8 decoder



Eg:-Implement the function  $f(A_1B_1C) = \sum m(1,a,4,6) using$ 3:8 Decoder and some
combinational gates.



$$f(A,B,C) = \sum_{m} (1,A,416)$$


$$= \overline{ABC} + \overline{ABC}$$

$$f(A_1B_1C) = (A+B+C)(A+\overline{B}+\overline{C})$$

$$(\overline{A}+B+\overline{C})(\overline{A}+\overline{B}+\overline{C})$$

$$= \overline{(A+B+\overline{C})(A+\overline{B}+\overline{C})(\overline{A}+B+\overline{C})}$$

$$+\overline{C}).$$



ENCODER (aⁿ:n):
Mutually exclusive aⁿ ilps to 'n'
olp bits conversion.

्रे

Ì

.

)

3

9

0

()

()

0

 $\bigcirc$ 

()

Lo	T ₁ 1	2 I	3	Y1 Y	0
1	o	0 0	•	0	<u>'O'</u>
, <b>o</b>	ι	ָס.	0	Ó	J.
. 0	0	. t	0	1	0
0	0	0	ţ	, (	1


#### PRIORITY ENCODER :-

Predefined priority Io > I1 > I2 > I3

for priority Io>I+>I3>I2


0	To	L	$\mathfrak{I}_{2}$	$I_3$	4170
•	1	×	×	*	0 0
0	0	t	×	×	0 1
0	0	0	×.	1 ;	1-1,
0	0	0	I	0	J. 0

# SEQUENTIAL CIRCUITS





These are basic memory storage elements.

Using NOR gates:-




for ilp's A=B=O, the olp's remains unchanged i.e., Stays in previous state.






M=0 and N=0 is an indeterminate state states. This indeterminate state will evente a problem for analysing the outputs of mext inputs applied as the output dependent on fourious outputs.

Using NAND gates:






for set, Q = 1Reset, Q = 0. Assume X = Q,  $Y = \overline{Q}$ .

This is the truthtable for 6-R late  $Q(n) \longrightarrow \text{present state}$   $Q(n+1) \longrightarrow \text{next state}$ .

etri	<u>s</u>	<u>r</u> .	Q(n+1)
.0	×	×	a(n)
1	0.	O	a(n)
ŀ	O	1	0
1	ı	0	1
ŧ	1	t	Indeterminal State



This function of D-latch or D-flipplop.

ctri	D	$\alpha(n+1)$
0	*	&(n)
.,1 .	, 0	O
t	t	1

The indeterminate state in S-R Hiftop is eliminated in T-K Hiftop.

$$\frac{1}{0} \quad \frac{K}{0} \quad \frac{a(n+1)}{a(n)}$$
 $0 \quad 1 \quad 0$ 
 $1 \quad 0 \quad 1$ 
 $1 \quad 1 \quad \overline{a(n)}$ 

The buthtable for Toggle flippop is

$$\begin{array}{ccc}
\underline{I} & \underline{\alpha(n+1)} \\
0 & \underline{\alpha(n)} \\
\underline{I} & \underline{\alpha(n)}
\end{array}$$

Tourntable of S-R flippion:

$\sim$	~ ^V ~ ^				
S	R	Q(n)	&(n+1)		
Ô	o	o [*]	O		
O	0	t .	1		
0	1.	O	0		
ø	1	1.	: 0		
l	0	0	1		
1	0	1	. 1		
į	1	0	×		
1	1.	1	×		

5. Kaona kresivna nov 111 Chennai feedback amplifiers.

Excitation table of 3-R flippoh:- $\frac{Q(n)}{0} \frac{Q(n+1)}{0} \frac{S}{0} \frac{R}{X}$   $\frac{Q(n)}{0} \frac{Q(n+1)}{0} \frac{S}{0} \frac{R}{X}$   $\frac{Q(n)}{0} \frac{Q(n+1)}{0} \frac{S}{0} \frac{R}{X}$ 

Characteristic table of D-flitflots.

 $\mathcal{A}_{\mathcal{C}_{\mathcal{C}}}$ 

E

Isuthtable of 0-flipplop:

<u>D</u>	a(n)	<u>a(n+1)</u>
ō	0	0
0	• 1	0
1	О	1.
1	1	- 1


Excitation table of 0-flifflot:


<u>Q(n)</u>	Q(n+1)	D
O	٥	0
0	1	e.t
J	. 0	0
l	ĺ	1
Louistic.	table	ol J-


characteristic table of J-k fliftop.


<u>I</u>	K	a(n+1)	
0.	0	Q(n)	
0	ſ	0	
ţ	0	1	
į.	1	Q(n).	

<b>(3)</b>	Therebotally set The 1884 has a	
0	Towthtable of J-K flippop:-	Excitation table of T-flippop:
্	J K Q(n) Q(n+1)	Q(n) Q(n+1) T
3	0 0 0 0	0 0 0
3	0 0 1	0. 1 1
0	0 1 0 0	1 0 1
9	0 1 1 0	( t ò
3	1001	FLIP-FLOP CONVERSIONS :-
		@ Write the truth table for
3	1 0 1	required flifflop. Table must
3	1 1 0 1	contain column for given
3	l I J O	
- 33 - Ca	characteristic table of J-k flippion:	flifflot inputs.
<i>3</i>	Q(n) Q(n+1) T K	6 Fliftflop inputs column must b
9	0 0 0 ×	filled with the help of excitation
0	0 1 1 ×	table of given flipflop.
0	1 0 × 1	@ find the expression for given fliffe
0	1 1 × 0	inputs interms of sequired
	characteristic table of T-flipplop:	letter to the second of
0	minima in landing	(d) Draw the logic diagram.
0	T Q(n+1)	a) prair ine sugar curpuis.
0	o a(n)	Conversion of S-R to T-K:-
.0	1 &tn)	I K Q(n) Q(n+1) 3 B
0	Just table of T-flippion: -	0 0 0 0 0 0 %
0		10001   × 0
0	T Q(n) Q(n+1)	201000×
Ö	0 0 0	30 1 1 0 0 1
0	0 1	4100 110
0	1 0 1	51011 10
0	l 1 0	6110110
es.	•	7111001










$$D = \overline{T}Q + \overline{Q}T.$$



Egrap flipplop function is defined as shown in table, then construct Dand T flipplops from AB.


$$\begin{array}{c|cccc}
A & B & & & & & & & & & \\
\hline
0 & 0 & 0 & & & & & & \\
\hline
0 & 1 & & & & & & & \\
\hline
1 & 0 & & & & & & & \\
\hline
1 & 1 & 1 & 1 & & & \\
\end{array}$$

D-flipflop construction,


The excitation table cannot be written joy AB flipplop.

On observation,

T- flipflop construction,




Jeom . Jeipflop , t-flipflop should be constemeted.



Eg:- The  $\times Y$  flifflop fn is defined as shown in the table. Construct TK from  $\times Y$ .  $\frac{X}{0} = \frac{Y}{Q(n+1)}$  0 = 0 0 = 0 0 = 0 0 = 0 0 = 0 0 = 0 0 = 0 0 = 0 0 = 0 0 = 0 0 = 0 0 = 0 0 = 0 0 = 0 0 = 0 0 = 0

Sol: - Excitation table for XY feipflop cannot be obtained property.

Q(n).



**(3)** 

( ---

હું

(...

7

3

)

)

**9** 

9

()

()


0

()


()


0

From D'flipflop we can construct J-K flipflop.



JŁ	Qn.	Qu-11	*	Y
0 0	$\overline{b}$	0		
00	Ţ	)		
0 '	D	D		
ō'	1	0		
1 0	Ð	I		
, G	1	1		
b (	ħ	1.		
, ,	ĺ	O	٠.	-





When master latch is disabled, the output of master latch depends on the ilp at which the master is disabled.

-ve

latch |

enable 0

&(n)

O

The slave latch is enabled when master is disabled. At this point dout is changed i.e.,

entire circuit is responding. So the entire of depending on the control at which it is changing from high to low.

dogic'l' enable latch followed by logic 'o' enable latch will give -ve edge triggered flifflots.

Logic's enable latch follower by logic '1' enable latch will give tre edge triggered flifflop.

datch is responding to ilp's depending on level of control. So it is called level sensitive (or) level triggered. Flipplop is responding to ilp's only once in a Mock cycle at clock edge. so it is called edge sensitive (or) edge teriggeræd.

After the change of UK edge, the flifflop takes some time to change its state. It is called clock to a delay (or) flipflop delay. (tek-Q (or) tff) = ton o (or) tre Inputs gets settled before clock edge occurrences for some time. The minimum time is "set-up time" (tsu).

Clock to a delay (or) flippeop delay:

After clock edge occurence flipflop taking some time to change the state is called flipflop delay (or) clock to Q delay.

Setup time:

The inputs must get settled the atteast setup time before clock edge occurrence to captured by flipplop.

O Eggs-Dodigm O

()

ं

ڒؖڲ

()

## SYNCHRONOUS COUNTER:-

& Bit Binary counter wing.

D-flipplop:


(Q(Qo)PS (present state)  $\frac{NS(Next state)}{O(Q(Qo))}$   $\frac{O(Q(Qo))}{O(Q(Qo))}$   $\frac{O(Q(Qo))}{O(Q(Qo))}$ 

Ps is the state before the occurrent of clock edge. No is the state after the occurrence of clock edge.

for the O'fliftop,


	PS	3	NS-	ff Up's		
	( <u>&amp;</u>	Q0)	(Q, Qo)	(b, bo)		
O	0	O	0 1	0		
١	O	1.	1 0	10		
a	Į	0.	t f	T. P		
3	ľ	j	0 0	ó o		

present state + ilps  $\rightarrow$  mext state .:  $D_1 = \overline{Q_1} Q_0 + \overline{Q_1} Q_0 = \overline{Q_0} \oplus \overline{Q_0}$   $D_0 = \overline{Q_1} \overline{Q_0} + \overline{Q_1} \overline{Q_0} \neq \overline{Q_0} \oplus \overline{Q_0}$   $(\overline{Q_1} + \overline{Q_1}) \overline{Q_0} = \overline{Q_0}.$ 




Design 2-bit down-counter:
(using D-flipflops).

•	PS.		NS.		<u>ffilps</u>		
	Q ₁	Q _o	હ્યું (	Do	æ۱	<b>₿</b> 0.	
3	t	. (	. 1	0	t	O	
వి	t	0	o	1	0	ŧ	
1	0	1	0	o	0	0	
0	0	0	ι	ţ	1	Ţ	




Design à-bit up/down counter using o-feipflops:

 $up-down = 0 \longrightarrow Up counter$   $up-down = 1 \longrightarrow down$ 



Initead of MUX, another X-OR gate also can be used.



Design a-bit binary counter using T-flipflop:


	PS	NS	ff ilps		
	QI QO	Q1 Q0	_ ብ የ _የ		
0	<i>o</i> o	0 1	0 1		
t	0 1	1.0	$-A_{i} \cdot A_{i}$		
a	l o	11	0 1		
3	t, j	0 D	4,1		

$$T_1 = \overline{Q_1}Q_0 + Q_1Q_0 = Q_0.$$

$$T_0 = 1.$$


(

 $\mathbb{C}$ 



Design a-bit quay counter using J-K flipflop:

$\sim$	$\sim$	ب				
<u>p</u>	<u>s</u>	Ns	-	ff 1/p	<u>s</u>	•
હા	€o	Q۱	Q O	τ _i κ _i	Jo Ko	
0	0	0	1	0 ×	1 ×	
0	1	t	}	1 ×	ХO	
1	1.	1	0	× 0	ХI	
1	O	0	0	×t	ο×	-
0	D					,



= Q1 @ Q0.

(3)

( )

 $V_{ij}$ 

ا قرارا

م م

Ì

100

3

.

3

3

ુ

**)** 

9

()

()

0

0

()

0

Q


 $\bigcirc$ 


جسم دری


٧


Ü

£ .:












Design a counter which is going through the states specified in the diagram, assuming unused states are initialised to next immediate used state using D-flipplops.



	Ps Q2 Q1 Q0			NS Q2 Q1 Q0			<u>fp ilps</u> D2 D1 D0		
o	0	0	0	0	σ	<u> </u>	0	0	<u></u>
1 2	000	1	0		110		0	t L	
4	. 1	0	0	1	i t	0		1 1	. <b>O</b>
7-	1	١.	;	o	0	ð	o	0	Ô



D2 = Q2 Q1 + Q2 Q0 + Q2 Q1 Q0




 $D_1 = Q_2 \overline{Q_1} + \overline{Q_1} \overline{Q_0} + \overline{Q_1} \overline{Q_0}.$   $= Q_2 \overline{Q_1} + \overline{Q_1} \oplus \overline{Q_0}.$ 


 $\epsilon_{\cdot}$ 

 $\epsilon$ 

(*



Do = Q2 Q1 + Q1 Q0.



V. 20

( )

<u></u>

0

()

 $\bigcirc$ 


()


()

0


()

()





Eg =- Draw the state diagram wrt x.




$$x=1 \quad x=1, \ y=0 \quad x=1$$

x.=0.

0=1

Q=0



fman = 1


tff → time delay for the surponse tsu → set up time for inputs.

tcomb -> time delay due to combinational circuit.

thold -> minimum time sequired to change the inputs.

$$t_{ck-Q} + t_{comb} \ge t_{hold}$$
(FF1) (FF2)

thold is to allow the flifthop to respond to the fuevious input.



comb2 tck-Q=Ins tck-Q = ans tsufth = Ins/ins -tou/th=anstan Da combi 6F1 ans 6 3 clock (texte + teams > thord) . find max, freq. at which ext works froperty. 801: $ff1 \longrightarrow ff2$ <u></u> Tmin1 = 1ms + ans +ans = 5ms 9  $ff2 \longrightarrow ff1.$ Tmin 2 = ans + 5ms + 1ms 9 = 8ms. : Truin = 8ms. i.e., Max Trimi, 0 fmax = 1 ()  $=\frac{1}{8\pi s}$ () 0 = 125 M Hz. <u>े ध्</u>वः-() tex-a = 1 ms tck-Q=ing tsufth = Ins/Ins o.Sns tsufth=ans/ ઘ PPI FF2 clock find max clock frequency.

for x =0, tmin = 1 ns + 0.5 ns + ans = 3.5 ms. for 2 =1, timin = Ins + 1.5 ms + 0.5 ms. = 5ms. tmin = man 1 3.5ms, 5ms 4 = 5ns Iman = 1 505 = 0.2 ×10 = 200 MHZ. for x=0, tek+Q+ tcomb > thold conditi is not satisfied. ins + o.sne & ans In this case we have to add luffer in the bath which shoul have minimum of 0.5 ns delay for x=1, the hold condition is satisfied. In  $\pm 1.5 \pm 0.5 > ans$ . O.Sm 252.0 DQ Q FFI lisns.

for &=0, tuin = Ins +0.5 ns+


0.5 mg + ans


ffl

r-fo

FF'2

(msb)






#### NOTE :-

- @ positive edge triggered flipplops passing 'Q' as clock to the next stages results down counter.
- (b) we edge triggered flipplops passing of as a clock to the ment stages results up counter.
- O tre edge teriggered fliftlops having a as clock to the next etages results up counter.
- D-ve edge triggered flippeops having a as a clock to the next.

Instead of T-flipplop, J-k flipplops also can be used in asynchro counters for J=k=1. D-flipplop also can be used by  $D=\overline{\alpha}$ .



Eg: Deign mod-6 asynchronous up counter. Using J-K flifflots.

000

F 3

1

ो

্ট্ৰী

9

()

0

0

0

0


()

Preset fin  $\Rightarrow Q=1.$ ?

clear fin  $\Rightarrow Q=0.$ 


Both should not be applied enabled at same time, it remains in indeterminate state.

Logic 11' freset and clear:-




togic-0 enable fruit and clear:


<b></b>	<u>}</u>	
	Pr	İ
	Сч	
		•



Pr	or	function
0	0	Indeterminate state.
ó.	!	Q=1
1	0	Q=0
ı	1	normal FF function


mod-6 counter:






 $t^{\prime\prime}$ 

Q0



```
Train = lons + lons +0
                              = Tminz
                    = 20ms.
            Tring = long + long + long = 3ons.
                             max (Tmin1, Tmin3).
                ... Tmin =
                              30 ms.
                     fmax = 1
Tmin
                             = 33.3 MHZ
                    from options, fmax = 25 kHz.
Q.2 201:-
            Q0 = Q1 = 0
             Tru - dons.
                                         Q,
                                  D
                                  clock
              Llock
                  C>40 ns.
                                                                  that it doesn't
                                                      considering
                                                                   meet set-up
                                                                        time
      Q١
                                                                      requirement?
      ٠
Qı
   Y = Q0
```




(____) ; ;


## A/D and D/A CONVERTERS

Ts - Sampling period.

٥V

١٧





man possible ever = step size.

Analog output, No = K (1.2+0.2+0.2) stepsize.

10 = 4K

= 4×1V

## DIGITAL TO ANALOG CONVERTERS :-


- i) Weighted outsistor DIA.
- in R-ar resistor new DA.

Weighted susistor DIA:

$$I_{n-1} + I_{n-2} + \cdots \qquad I_1 + I_0 = I$$
.

$$\frac{b_{n-1}V_R}{R} + \frac{b_{n-2}V_R}{a_R} + \dots + \frac{b_1V_R}{a_{n-2}} + \frac{b_0V_R}{a_{n-1}V_R} = \frac{-V_0}{R_f}.$$

$$\frac{\sqrt{R}}{R \cdot a^{n-1}} \begin{cases} b_{m-1} a^{n-1} + b_{m-2} a^{n-2} + \cdots + b_1 a + b_0 \end{cases} = \frac{-\sqrt{o}}{R.f}.$$



= K Decimal equivalent of Sigital Up &

( 3

الريا

•

٨

( )


()

()


()

()


الله الله



- In meigented suistor D/A converter, for n-bit conversion it requires 'n resistances.
- * It requires very large resistance and R for large number of bit conversions.
- *..*} * As it is using many resistances in the circuit, the linearity is . missing. 3




3-bit Alp converter:



$$\frac{1}{100} = \frac{1}{100} = \frac{1$$

$$V_{0,0} = -\frac{R_F}{R} \times \frac{b_0 V_R}{8}$$




Ŋ,

6

8

(

t.



$$= \frac{-Rf}{R} \times \frac{VR}{8} \left( bo + bi \cdot a + ba \cdot 4 \right).$$

= 
$$\frac{-Rf}{R} \times \frac{V_R}{g} \left( b_2 \cdot a^2 + b_1 \cdot a^1 + b_0 a^2 \right)$$
.

= K (Decimal equivalent of Occimal Digital)

Resolution = 
$$\frac{V_R}{a^n}$$
.

As only two resistances R, 2R used, the linearity is improved.

If we consider full scale voltage,

Resolution = 
$$\frac{V_{FS}}{a^n - 1}$$

# ANALOG TO DEGITAL CONVERTERS :-

- (1) Counter type A/D.
- (2) Flash type AlD.
- (3) Successive approximation type AD.
- (4) Sual slope type A/D.

### Counter type AlD:

**.** 

 $\epsilon$ 

( )

ે

. )

)

....

9

9


()

0

()

٩

 $\binom{\mathbb{N}}{2}$ 



$$V_1 + V_{CC}$$

$$V_0 = A(V_1 - V_2)$$

$$V_0 = A(V_1 - V_2)$$

$$V_1 > V_2 \Rightarrow V_0 = + V_{CC} \longrightarrow logic '1'$$
.  
 $V_1 < V_2 \Rightarrow V_0 = - V_{CC} \longrightarrow logic '0'$ .

V1=12 => V0=0.

considering no offset voltages.

conversion time is approximately an clock eycles.


If the analog of pip converter is less than analog it which we want to convert to digital, the comparator of p is logic '1', AND gette of p is clock. As the counter is getting the clock cycles, counter is incrementing at end clock edge.

If the analog of of old converter is exceeding the analog it, comparator old is logic of, AND gate old is zero. As counter is not getting the clock cycles, counter stops counting.

The count sequence of the counter is considered as approx. digital of for analog ilp. The max conversion time is approx. 2^h clock cycles.

### Flash type AlD:

- * The fastest A/D.
- * 2n-1 comparators are required for n-bit conversion.



 $\frac{a \, \forall R}{8} < \forall \alpha < \frac{3 \, \forall R}{8} \quad | \quad 1 \quad 0 \quad 0 \quad 0 \quad 0 \quad 0 \quad |  


* It doesnot require any clock and counter.


. .

્

***

9






* It is faster than all the AID converters except flash type. The approximation time is n-clock cycles for n-bit conversion.


ξ: , *j* 

$$V_0 = -V_C.$$

$$V_0 = -\frac{1}{C} \int_C i_C dt. ...$$

$$= -\frac{1}{C} \int_C \frac{V_i}{R} dt.$$






$$V_{oc} = -\frac{1}{\tau} \int v_i dt = -\frac{1}{\tau} \int v_i dt = -\frac{1}{\tau} V_{it} \int_{0}^{\tau_i} = -\frac{1}{\tau} v_i \tau_i$$


$$V_0 = -\frac{V_a}{\tau} T_i + \frac{V_R}{\tau} (t - T_i).$$

at 
$$t = T_2$$
,  $V_0 = 0$ .

$$\frac{V_{\alpha}}{\mathcal{X}}T_{1}=\frac{V_{R}}{\mathcal{X}}\left(T_{2}-T_{1}\right).$$

$$V_{\alpha} = \frac{V_{R}}{a^{m}} \cdot N$$





Va & N Deintegration time depends on applied analog up.

* It is the slowest Alo licon and [i.e., an + 2h] clock cycles are required approximately.

$$\frac{301:}{301:} \quad V_0 = \left(1 + \frac{1}{1}\right) \times \frac{1}{2^4} \left(0 + 1 \times 2^1 + 0 \times 2^2 + 1 \times 2^3\right)$$

$$= 8 \times \frac{1}{16} \left(2 + 8\right) = \frac{8 \times 10}{16} = 5 \text{ V}.$$

$$[OR] \quad V_{011} = \left(1 + \frac{R_F}{R}\right) \text{ V}_{i} = \left(1 + \frac{1}{1K}\right) \times \frac{1}{8} \text{ V} = 1 \text{ V}.$$

$$V_{0,2} = (1 + \frac{R}{R}) \frac{1}{2} V = (1 + \frac{1}{1}) \times \frac{1}{2} V = \frac{8}{2} = 4V.$$

$$V_{0} = V_{0,1} + V_{0,2} = 1 + 4 = 5V.$$

ئى ئىرىيە

)

7

()

٩

ر. ارسا

$$i = \frac{VR}{R} = \frac{10}{10L} = 1mA.$$

$$I = \frac{1}{16} = \frac{1}{16} mA = 62.5 \mu A$$
.

$$V_0 = -\Omega_L R$$

$$T_f = \frac{i}{u} + \frac{i}{16} = (\frac{1}{4} + \frac{1}{16}) mA = 0.3125 mA = 312.5 \mu A.$$

$$\frac{Q5\%}{@01:-} V_{DAC} = \sum_{r=0}^{3} a^{n-1} b_{r} volts.$$

```
VDAC = a^{-1}b_0 + a^{0}b_1 + a^{1}b_2 + 2^{2}b_3.

VDAC = a^{-1}(1) + 0 + 0 + 0 = 0.5 \text{ V}.

Vin = 6.2 V.
```

ho of clock cycles = 
$$\frac{6.8}{0.5}$$
 = 12.4 cycles.

= 13 cycles for stable reading.

$$Qq$$
 &01:- 8 bit D/A converter,  $V_{FS} = 20V$ .

Resolution = 
$$\frac{20V}{2^8-1} = \frac{20}{255} = 0.0384$$
.

11 011011.

=) 
$$a_{19}$$
.  $v_0 = \frac{a_0}{a_{55}} \times 219 = 14.146 \, V$ .

YXXIXXAY

$$\frac{5-0}{2^{10}-1}$$
 = 4.89 my  $\approx 5$  mv.

quantization ever = Resolution = 
$$\frac{V_{FS}}{2^{N}-1} = \frac{1.275}{2^{8}-1}$$

to 
$$\zeta_{11110000} \xrightarrow{000} 000$$
  $\xrightarrow{0000} 2400$ .

$$T_S \geq approximation time of AID.$$

$$f_s \leq \frac{10^6}{a^{11}}$$

fs & lost xIM

#### REGISTER :-

ಚಿತ್ರವರ

4

્રે

9

્રે

3

3

)

*)

0

()

()

()

()


()

۱

٧

Car.

(3) To store n-bit information collectively, we use n' number of flippeops collectively is called n-bit register.



1st clock: 1 × × ×

and clock: 0 1 × ×

3rd clock: 0 0 1 ×

4th clock: 1 0 0 1.

In SISO operation using n-bit shift register, it requires an-1 clock cycles to get n-bit information at serial olppin which is feeded serially at serial ilp pin.

Ser. To get n-bit serial olp for n-bit serial ilp, it requires (2n-1)


clock cycles

n+(n-1)

Serial input parallel output: - (LIPO) olp pins which is feeded serially at serial ilp pin it requires m' clock input parallel output: - (LIPO) olp pins which is feeded serially at serial ilp pin it requires m' clock.

* It requires in clock cycles to get olp (parallel olp).


Parallel Input & serial output :- (PRSO) In this operation, it requires no clock cycles to get nobit information




* It requires n clock cycles for required serial n-bit data at olp.

for S=0, parallel ilp. S=1, for serial olp.

Parallel input and parallel output :- (PIPO) It requires I clock cycle.






**(** 

O


( )

£ 3



1010.

as  $(A \oplus B) \oplus C = A \oplus B \oplus C$ ,



$$1010$$
  
 $1^{st}clk \rightarrow 1101$   
 $3^{nd}clk \rightarrow 0110$   
 $3^{nd}clk \rightarrow 0011$   
 $4^{th}clk \rightarrow 0001$   
 $5^{th}clk \rightarrow 1000$   
 $5^{th}clk \rightarrow 1000$   
 $5^{th}clk \rightarrow 1010$ 

Eg: In the shift register shown in the figure, the contents of the register after occurrence of the first clock cycle is 1100 what must be the state to be initialised.

0.15

ો

()

goli- 10 bit Alp converter.

10 bit counter.


$$T_S \ge approximation time of AID.$$

$$f_s \leq \frac{10^6}{3!!}$$

O REGISTER :-

To store n-bit information collectively, we use n' number of flippops

o collectively is called n-bit register.



Clock

ر المرادي الريبية

1st clock:  $1 \times \times \times$  and clock:  $0.1 \times \times$ 

3rd clock: 0 0 1 x

4th clock: 1001.

In SISO operation using m-bit shift negister, it nequires 2m-1 clock cycles to get m-bit impormation at serial olppin which is feeded serially at serial ilp pin.


Ser To get n-bit social of for n-bit social if , it requires (an-1) where clock cycles.

Serial input parallel output :- (SIPO) olp pins which is feeded serially at serial ilp pin it requires 'n' clock.

Serial input parallel output :- (SIPO) olp pins which is feeded serially at serial ilp pin it requires 'n' clock.

* It requires m' clock cycles to get olp (parallel olp).

Parallel input & serial output :- (PISO) In this operation, it requires no clock cycles to get nobit information



* It requires n clock cycles for required serial n-bit data at olp.

for S=0, parallel ilp. S=1, for serial olp.

Parallel input and parallel output :- (PIPO) It requires I clock cycle.

