


\*\*\*



$$C_{min}' = \frac{\epsilon_{ox}}{t_{ox} + \left[ \frac{\epsilon_{ox}}{\epsilon_{si}} \right] x_d}$$




In Inversion Mode,

@ low frequency  $\rightarrow$  Cap. is  $C_{max}$

@ high frequency  $\rightarrow$  Cap. is  $C_{min}$





Similarly for n-type substrate  $\rightarrow$  PMOS








Till Now we have seen  $\rightarrow$

NMOS (P-substrate)



$$\phi_{fp} = \frac{kT}{q} \log \left| \frac{N_A}{n_i} \right| \quad \& \quad x_{d, \max} = x_{p, \max} = \sqrt{\frac{2\epsilon}{q} \cdot \frac{1}{N_A} \cdot \psi_{si}} = \sqrt{\frac{2\epsilon}{q} \cdot \frac{1}{N_A} \cdot 2\phi_{fp}} = x_{d, \max}$$





Similarly →




PMOS  
(n-type  
Substrate)

$$\phi_{fn} = \frac{kT}{q} \log \left| \frac{N_D}{n_i} \right|$$

$$(x_n)_{\max} = \sqrt{\frac{2\epsilon}{q} \frac{1}{N_D} \cdot \psi_{si}}$$

$$= \sqrt{\frac{2\epsilon}{q} \cdot \frac{1}{N_D} \cdot 2\phi_{fn}}$$

$$= x_{d\max}$$






Practically a Net Fixed charge (Usually Positive) may Exist in Insulator. <sup>(SiO<sub>2</sub>)</sup>

The Positive charge has been identified with "broken Covalent bonds (or) dangling Covalent bonds" Near the Oxide-Semiconductor Interface.

During thermal formation of SiO<sub>2</sub>, Oxygen diffuses through the Oxide & reacts Near Si-SiO<sub>2</sub> interface to form SiO<sub>2</sub>. "Si Atoms may also break away from the Si material Just prior to reaching to form SiO<sub>2</sub>".



When Oxidation Process is terminated, Excess Si may Exist in the Oxide Near the Interface, Resulting in Dangling Bonds.




Even @  $V_G = 0V$ , Mos diode is in depletion mode  $\rightarrow$   $\exists$  dep. region in substrate.



Since Even @  $V_G = 0V \rightarrow \exists x_d$  in substrate  $\Rightarrow$  Our Task is to make  $x_d = 0$ .

This can be done by providing (-)ve Voltage @ GATE (Externally)






$\therefore$  Surface States/Traps Problem Resolved.

$\longrightarrow$  Now  $\phi_M \neq \phi_S \longrightarrow$  Then which  $\phi_M$  should be chosen w.r.t.  $\phi_S$ ?

As @  $V_G = 0V$ ,  
Already device  
is under  
dep. region




Choose Metal  
 $\Rightarrow \phi_M < \phi_{Si}$

$$\therefore \phi_{MS} = \phi_M - \phi_S = (-)ve.$$



@  $V_G = 0V$




p-substrate.

$$q\phi_{fp} = q \left( \frac{kT}{q} \log \left| \frac{N_A}{n_i} \right| \right)$$

$$\therefore \phi_{MS} = \left[ \phi_M - \left[ \chi_{si} + \frac{E_G}{2} + \phi_{fp} \right] \right]$$

Similarly for PMOS  $\rightarrow$  Substrate is n-type  $\rightarrow$




$$\phi_{MS} = \phi_m - \left[ \chi_{si} + \frac{E_G}{2q} - \phi_{Fn} \right].$$



# NMOS

Do something  
Some thing  
External  
we need  
band diagram



→ Flat Band Condition.

[Our Target to achieve this → Flat band]

$$\therefore \phi_{MS} = V_{FB1}$$

$$\therefore V_{FB1} = \phi_M - \phi_S$$



Ideally for  
MOS Diode @  $V_{GS}=0V$ , Bands  
in S.C., are Flat  $\Rightarrow$  Called Flat band Condition.

S. MITHRANATH



But Practical MOS Diode,  
Bands are Not Flat.

So practically to Make Bands Flat, we must Apply some  
External Voltage  $\rightarrow$  Called, Flat Band Voltage ( $V_{FB}$ ).

$\downarrow$   
Applied Gate Voltage such that  
There is No Band bending in Semiconductor &  
as a result, Zero Net Space charge in this region.



For NMOS  $\Rightarrow$  P-Substrate  $\rightarrow$

$$V_{G1} = V_{FB1} = \phi_M - \phi_{sc} = \phi_{MS}.$$

In Above Case,  $\phi_{MS} = (-)ve$   
 $\Rightarrow V_{FB} = (-)ve$   
 $\Rightarrow V_{G1} = (-)ve$

Now to Make bands  
flat, we should Apply  
 $V_{G1} = (-)ve.$


So, If  $V_{G1} = (-)ve \Rightarrow E_f$  moves up in Metal  $\Rightarrow$  bands could be flat.

$\Rightarrow$  Due to  $V_{FB}$ , Threshold Voltage will be Modified.

S.MMTRINATH



2nd  
Non ideality →



@  $V_g = 0V$   
itself

@ Equilibrium itself we  
get depletion region in  
p-side.





Now to make flat band, and understand that there


is no  
depletion  
in

s.c. i.e., (-ve) charges in metal  $\uparrow\uparrow \Rightarrow$  (-ve) charges in

metal  $\uparrow\uparrow\uparrow$

$\Rightarrow$  Must provide  $V_G = (-ve)$

which is Flat Band Voltage.



$$\because Q = CV \Rightarrow V = \frac{Q}{C} = \frac{Q}{\frac{\epsilon}{d}}$$

$$\Rightarrow V = \frac{Q}{\epsilon} d$$


Here  $V \rightarrow V_{FB}$   
 $d \rightarrow x_0$   
 $\epsilon \rightarrow \epsilon_{ox}$   
 $Q \rightarrow Q'_{ox}$

$$\text{As } Q'_n + Q'_{ox} = 0$$

$$\Rightarrow Q'_n = -Q'_{ox}$$



To Find  $V_{FB2} \rightarrow$  [To Maintain Zero charge in Substrate].



Logic  $\rightarrow$   $Q' = C'V \Rightarrow V = \frac{Q'}{C'} = \frac{Q'}{\frac{\epsilon}{d}}$

$\therefore V = \frac{Q'}{\epsilon} d$

Now here  $\left. \begin{array}{l} V \rightarrow V_{FB2} \\ d \rightarrow x_0 \\ \epsilon = \epsilon_{ox} \\ Q' = Q'_{ox} \end{array} \right\}$

Target to make  $Q'_{dep} = 0$ .

$\therefore Q'_M + Q'_{ox} = 0$

[ $Q'_{oxide}$  must to be balanced by  $Q'_{metal}$ ].




$$\therefore V_{FB2} = \frac{-Q'_{ox}}{\epsilon_{ox}} \cdot x_0$$

$$V_{FB2} = \frac{-Q'_{ox}}{\epsilon_{ox}} \cdot x_0 \cdot \frac{t_{ox}}{t_{ox}}$$

Since,  $C_{ox}' = \frac{\epsilon_{ox}}{t_{ox}}$

$$\Rightarrow V_{FB2} = \frac{-Q'_{ox}}{C_{ox}'} \cdot \frac{x_0}{t_{ox}}$$



In GATE Exam  $\rightarrow$  If  $Q'_{ox}$  is given @ Surface of Si-SiO<sub>2</sub>

$$\therefore V_{FB2} = \frac{-Q'_{ox}}{C_{ox}'}$$



$$\Rightarrow V_{FB_2} = \frac{-Q'_{ox}}{\epsilon_{ox}} x_o$$
$$= \frac{-Q'_{ox}}{\epsilon_{ox}} \cdot x_o \cdot \frac{t_{ox}}{t_{ox}}$$


$$\Rightarrow V_{FB_2} = \frac{-Q'_{ox}}{\epsilon_{ox}} \cdot \frac{x_o}{t_{ox}} \quad [Q'_{ox} = \text{charge in oxide/unit Area}]$$

→ This is  $V_{FB}$  due to 2<sup>nd</sup> Non Ideality.




In GATE Exam, If  $x_0$  given =  $t_{ox}$ ,

Then  $\rightarrow$



Now  $I_v \rightarrow$



$$\begin{aligned}\text{Then } V_{FB} &= \frac{-Q'_{ox}}{C_{ox}} \cdot \frac{\kappa_o}{t_{ox}} \\ &= \frac{-Q'_{ox}}{C_{ox}}\end{aligned}$$

S.MMTRINATH





Hence Overall Flat Band Voltage,

$$V_{FB} = \underbrace{[V_{FB}]_{\text{due to 1st Non Ideality}}}_{\text{due to 1st Non Ideality}} + \underbrace{[V_{FB}]_{\text{due to 2nd Non Ideality}}}_{\text{due to 2nd Non Ideality}}$$

$$\Rightarrow V_{FB} = \phi_{MS} + \left[ \frac{-Q_{ox}'}{C_{ox}'} \left[ \frac{x_o}{t_{ox}} \right] \right]$$

$\Rightarrow$  Practical,  $V_{Th} = \frac{\sqrt{2q\epsilon_{Si}N_A(2\phi_F)}}{C_{ox}} + 2\phi_F + V_{FB}.$

S.MMTRINATH




$$\therefore \{ V_{Th} = V_{Th0} + V_{FB} \}$$

└─ Threshold voltage for Ideal Mos diode.



Note →



NMOS  
[p-substrate].

@  $V_G = V_{TH}$ ,  
 $\psi_{si} = 2\phi_f$

$$V_{TH} = \frac{|Q'_{dep}|_{max}}{C_{ox'}} - \frac{Q'_{ox}}{C_{ox'}} + \phi_{ms} + 2\phi_f$$

If  $Q'_{dep} = -q(x_{dep})_{max} N_A$

$$\Rightarrow V_{TH} = \frac{-(Q'_{dep})_{max}}{C_{ox'}} - \frac{Q'_{ox}}{C_{ox'}} + \phi_{ms} + 2\phi_f$$

$V_{FB2}$        $V_{FB1}$

[Taken as (-)ve]

$$\text{If } (Q'_{dep})_{max} = -qN_A x_{d,max}$$

Then take

$$\left[ \frac{-(Q'_{dep})_{max}}{C_{ox'}} \right] \text{ in } V_{TH} \text{ formulae.}$$

If  $Q'_{dep} = qN_A x_{d,max}$

Then take  $\left[ \frac{(Q'_{dep})_{max}}{C_{ox'}} \right] \text{ in } V_{TH} \text{ formulae.}$



$$\text{Also} \rightarrow V_{Th} = \left[ \left| Q'_{dep} \right|_{max} - Q'_{ox} \right] \left[ \frac{t_{ox}}{\epsilon_{ox}} \right] + \phi_{ms} + 2\phi_{fp}$$

$$\text{Also} \rightarrow V_{Th} = \frac{\left| Q'_{dep} \right|_{max}}{C_{ox}'} + V_{FB} + 2\phi_{fp}$$

Negative  $V_{Th}$  for p-type Substrate  $\Rightarrow$  Depletion

Mode device, An (-ve vol, must be applied to GATE in order to

Make Inversion<sup>layer</sup> charge to Zero.

where (+ve Gate voltage will induce a layer "Inversion layer charge".



Similarly  $\rightarrow$  n-type  $\phi_{\text{Substrate}} \rightarrow$

$$V_{TP} = \left[ -|\phi'_{dep}|_{\max} - \phi'_{ox} \right] \left[ \frac{t_{ox}}{\epsilon_{ox}} \right] + \phi_{ms} - 2\phi_{fn}.$$


$$\text{where } |\phi'_{dep}|_{\max} = qN_D x_{d_{\max}}$$

Body Effect →










Here  
In this case,  
 $V_{BS} = (+ve)$   
(or)  $V_{SB} = (-ve)$

Body to source voltage

Body Effect  
(or) Bulk Effect  
(or) Bulk Effect.




IN IC's  $\rightarrow$



p-type (Bulk)

If potentials of Body and Source are Not Same  $\rightarrow$ ? Body/Back/Bulk Effect.

S.MMTRINATH




Initially Assume Potentials @ Bulk & Source are Same, Let Initialy source is GND.




To Understand  
in more detailed →


As we don't Need Any Current Now (for testing)  
let Drain Also Grounded.








→ Energy band diagram for MOSFET @  $V_{GS} = 0$ .






→ Energy band  
Diagram of MOSFET  
@  $V_{GS} = V_{Th}$ .



MOSFET




Mosdiode



Now  
Let  $\rightarrow$

$$\begin{aligned} V_G &= 0 \\ V_S &= 0 \\ V_D &= 0 \\ V_B &\neq 0 \end{aligned}$$







Now let  $V_{SB} = (-)ve \Rightarrow V_S - V_B = (-)ve \Rightarrow V_B$  must be positive.

①  $V_B = (+)ve \Rightarrow p\text{-sub. is } (+)ve \Rightarrow F\text{-bias} \Rightarrow qV_{bi} \downarrow \downarrow \downarrow$

$\Rightarrow @ V_G = 0V \rightarrow$

③ Barrier potential decreased by  $qV_{SB}$ .

④  $@ V_G = 0V$  in previous case slope is large, so to invert channel we have given large  $V_{Th}$ .




⑤ But now as slope  $\downarrow \downarrow \downarrow \Rightarrow$  to get  $\psi_s = 2\phi_F$  we get this @ lesser  $V_G$  to get a threshold point  $\Rightarrow V_{Th} \downarrow \downarrow \Rightarrow V_B$  decides the surface charge.





Now let  $V_{SB} = (+)ve \Rightarrow V_S - V_B = (+)ve \Rightarrow V_B = (-)ve$ .



Now Barrier potential  
 Slope  $\uparrow\uparrow\uparrow$  by  $qV_{SB}$ ,  
 Now to get  $\psi_s = 2\phi_F$ ,  
 $V_{TH} \uparrow\uparrow\uparrow$ .

To do this we must apply  
 large  $V_G$ .



This Effect is Called



Body Effect (or) Bulk Effect

(or) Back Effect.


Responsible  
for  
Body  
Effect.

Hence By Including Body Effect,

$$V_{Th} = V_{FB} + 2\phi_F + \frac{2q\epsilon_{Si} N_A (2\phi_F + V_{SB})}{C_{ox}'}$$


$\therefore$  To Avoid Body Effect,

we must make  $V_{SB} = 0$ .






From Above Analysis  $\rightarrow$






(MOSFET)

pmos  $\rightarrow$



Let NMOS






$\therefore V_{GS} \rightarrow$  in NMOS is  $\left| \begin{array}{l} \therefore \text{In NMOS} \rightarrow V_{Th} = (+)ve. \\ \text{In PMOS} \rightarrow V_{Th} = (-)ve. \end{array} \right.$

$V_{SG} \rightarrow$  in PMOS.


$-V_{DC}(\text{LOW})$   
 (or) (GND)



∴ In ANALOG





Arrow @ source  
→ Conventional  
current direction.



Arrow @  
source  
⇒ current direction.

In Digital






Important Note →

To Avoid Body Effect, we must select

$V_{SB} = 0$  → can be done by shorting Source & Body.



where  $\gamma$  → Body Effect Parameter.

$$\gamma = \frac{\sqrt{2qN_A \epsilon_{si}}}{C_{ox}}$$



Hence,

$$V_{Th} = V_{Th_0} + \gamma \left[ \sqrt{|V_{Bs}| + 2\phi_F} - \sqrt{2\phi_F} \right]$$


With out  
Body Effect

Also,  $\frac{\partial V_{Th}}{\partial V_{Bs}}$  → due to change in  $V_{Bs}$ , how much  $V_{Th}$  changes.

Sensitivity of Substrate.


## Practical Mos Diode CV characteristics →

S.MMTRINATH





# MOSFET - VI Characteristics →



$$\therefore Z_o = \frac{dV_{DS}}{dI_D} \bigg|_{V_{GS} = \text{const.}}$$



$$g_m = \frac{dI_D}{dV_{GS}} \bigg|_{V_{DS} = \text{const.}}$$

Since we know,  
we need  
o/p char., & transfer char.,  
↓ ↓  
To find  $Z_o$ . To find  $g_m$ .  
}  $A_v = g_m Z_o$ .

$$A_v = \frac{V_o}{V_i} = \frac{dV_o}{dV_i} = \frac{dV_{DS}}{dV_{GS}} \\ = \frac{dV_{DS}}{dI_D} \cdot \frac{dI_D}{dV_{GS}} = Z_o \cdot g_m.$$





O/p char.  $\longrightarrow V_{DS} \text{ Vs } I_D$  by keeping  $V_{GS} = \text{const.}$   
 [ But  $V_{GS} \geq V_{TH}$  ]  $\longrightarrow$  MOSFET  $\rightarrow$  ON  
 3 channel.



$\rightarrow$  Electrons are moving from S  $\rightarrow$  D like moving in a conductor.





As we know,

$$I = \frac{dq}{dt} = \frac{dq}{dx} \cdot \frac{dx}{dt}$$

Also we know  $\rightarrow q = CV = C_{ox}' [WL] (V_1 - V_2)$   
 $= C_{ox}' [WL] (V_{GS} - V_{TH} - V_x)$

$\rightarrow$  Channel because of  $C_{ox}'$  (F/m<sup>2</sup>)

$$\therefore q = C_{ox}' (WL) [V_{GS} - V_{Th} - V_H]$$

$$\therefore \frac{dq}{dx} = \frac{dq}{dL} = C_{ox}' w [V_{GS} - V_{Th} - V_H] \rightarrow (1)$$

Similarly  $\rightarrow \left\{ \frac{dx}{dt} \rightarrow \text{Velocity} \rightarrow v_d = \mu_n \bar{E} = \mu_n \cdot \frac{dV_H}{dx} \right\}$


Since As Seen, The Transport is Drift. [No Diff., & No Recombination]

$$\therefore I = \frac{dq}{dx} \cdot \frac{dx}{dt} = C_{ox}' w [V_{GS} - V_{Th} - V_H] \cdot \mu_n \frac{dV_H}{dx}$$



$$As \rightarrow I = C_{ox}' w [V_{GS} - V_{Th} - V_x] \cdot \mu_n \frac{dV_x}{dx}$$

$$\Rightarrow I dx = \mu_n C_{ox}' w [V_{GS} - V_{Th} - V_x] dV_x$$




$$\Rightarrow \int_0^L I dx = \int_0^{V_{DS}} \mu_n C_{ox}' w [V_{GS} - V_{Th} - V_x] dV_x$$

$$\therefore I \cdot L = \mu_n C_{ox}' w \left[ (V_{GS} - V_{Th}) V_x - \frac{V_x^2}{2} \right] \quad \text{where } V_x = V_{DS}$$

$$\therefore \boxed{I = \mu_n C_{ox}' \frac{w}{L} \left[ (V_{GS} - V_{Th}) V_{DS} - \frac{V_{DS}^2}{2} \right]} \rightarrow I_{\text{drain in linear region.}}$$

$$I_D = I_S = I_{DS} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \left[ (V_{GS} - V_{Th}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

→  $I_n$  Triode Region.









ACE

If  $V_{DS}$  further increased,  $V_{GS} > V_{TH} = \text{const.}$



$i_o \downarrow g_m V_{GS} \rightarrow$  dependent current source

@  $V_{GS} = \text{const.}$

$I_D$  independent on  $V_{DS}$

& depends

Only on  $V_{GS}$

$\Rightarrow$  Trans conductance region.


(Saturation region).

Pentode region.

Active Region

We can use MOSFET as an Amplifier.

(Saturation region).



channel got overdriven.  
 $\{ V_{DS_{sat}} = V_{OV} \}$   
 ↓  
 over driven Voltage.

$$\therefore (V_{DS})_{sat} = V_{OV} = V_{GS} - V_{TH}$$



$\therefore V_{GS} < V_{Th} \longrightarrow \text{MOSFET} \longrightarrow \text{OFF} \left. \vphantom{\begin{matrix} \text{MOSFET} \longrightarrow \text{OFF} \\ I_D = 0 \end{matrix}} \right\} \text{Cutoff.}$   
 $I_D = 0$

$V_{GS} > V_{Th} \longrightarrow \text{MOSFET} \longrightarrow \text{ON}$   
 $\longrightarrow I_D$

$$V_{DS} < (V_{DS})_{sat}$$

$\downarrow$   
linear region

$$I_D = \mu_n C_{ox} \frac{W}{L} \left[ (V_{GS} - V_{Th}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$\mu_n C_{ox} \rightarrow \text{Process Transconductance Parameters} \rightarrow k_{(or)} k' = A/V^2$

$$V_{DS} > (V_{DS})_{sat}$$

$\downarrow$   
Saturation region

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{Th})^2$$

$\downarrow$   
Square law.

$\therefore$  In Saturation Region,

$$I_D = \frac{1}{2} \kappa_n \frac{W}{L} (V_{GS} - V_{TH})^2.$$

$$\therefore I_D \propto (V_{GS} - V_{TH})^2$$

$\longrightarrow$  Parabolic device.

(Square law device).

Also as  $V_{GS} < V_{TH} \rightarrow$  MOSFET is OFF

$\longrightarrow$  Normally OFF device.



$\therefore$  From Above Analysis  $\rightarrow$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} [V_{GS} - V_{Th}]^2$$

$$g_m = \mu_n C_{ox} \frac{W}{L} [V_{GS} - V_{Th}]$$

$$V_{GS} - V_{Th} = \sqrt{\frac{2 I_D}{\mu_n C_{ox} \left[ \frac{W}{L} \right]}}$$

$$\therefore g_m = \sqrt{2 I_D \mu_n C_{ox} \left( \frac{W}{L} \right)}$$


$$\therefore g_m \propto \sqrt{\frac{W}{L}}$$

$$\therefore \frac{g_m}{I_D} = \frac{2}{V_{GS} - V_{Th}}$$

$$\therefore g_m = \frac{2 I_D}{V_{GS} - V_{Th}}$$

NOTE  $\rightarrow$  (Trick)  $\rightarrow$

1). If  $V_{DS} = (V_{DS})_{sat} \rightarrow EoS$




As for NMOS  $V_{Th}$   $\rightarrow$  must to be (+ve) for currents.

$\therefore$   $V_{DS} \overset{\text{Always}}{>} (V_{GS} - V_{Th}) \Rightarrow Q\text{-point Always be in Saturation.}$



3).



if  $V_{GS} > V_{Th} \rightarrow$  MOSFET ON

if  $V_{DS} < (V_{GS} - V_{Th}) \rightarrow$  linear

$$I_D = \mu_n C_{ox} \frac{W}{L} \left( V_{GS} - V_{Th} \right) V_{DS} - \frac{1}{2} V_{DS}^2$$

if  $V_{SG} > |V_{Th}| \rightarrow$  MOSFET  $\rightarrow$  ON

if  $V_{SD} < (V_{SG} - |V_{Th}|) \rightarrow$  linear

$$I_D = \mu_p C_{ox} \frac{W}{L} \left[ (V_{SG} - |V_{Th}|) V_{SD} - \frac{1}{2} V_{SD}^2 \right]$$



In  $\phi_{SAT.}$ , (or) Pentode (or) Active Region,  $I_D$  depends  
Only on  $V_{GS}$  & independent on  $V_{DS}$ .

$$(V_{DS})_{sat.} = V_{OV} = V_{GS} - V_{TH}$$

If  $(V_{DS})_Q = (V_{DS})_{sat.} \rightarrow Eos$  [Edge of  $\phi_{Saturation}$ ].

If  $V_{GS} \geq V_{TH}$   
MOSFET  $\rightarrow$  ON

- $\rightarrow (V_{DS})_Q > (V_{DS})_{SAT.} \Rightarrow (V_{DS})_Q > (V_{GS} - V_{TH})$   
 $\Rightarrow \phi_{Saturation}$  region (or) pentode.
- $\rightarrow (V_{DS})_Q < (V_{DS})_{SAT.} \Rightarrow (V_{DS})_Q < (V_{GS} - V_{TH})$   
 $\Rightarrow$  linear (triode) region.





In linear,

$$I_D = \mu_n C_{ox}' \frac{W}{L} \left[ (V_{GS} - V_{TH}) V_{DS} - \frac{1}{2} V_{DS}^2 \right].$$

$\mu_n C_{ox}' \rightarrow A/V^2 \rightarrow$  Process Transconductance Parameters.  
 $\rightarrow \kappa' \text{ (or) } \kappa_n'$



In Saturation Region  $\rightarrow$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} [V_{GS} - V_{TH}]^2.$$

$$= \frac{1}{2} K_n' \frac{W}{L} [V_{GS} - V_T]^2$$


$$= K_n [V_{GS} - V_T]^2.$$

$$\frac{1}{2} K_n' \frac{W}{L} \rightarrow K_n \text{ (or) } K \text{ (or) } \beta_n.$$





Transfer char.,



Parabolic (or) Square law  
Device.

For N-MOS  $\rightarrow$

$$V_{Th} = (+)ve$$

$$V_{GS} \geq V_{Th} \rightarrow \text{TO ON}$$

$$\left. \begin{array}{l} V_{GS} \geq V_{Th} \\ \& V_{DS} \geq (V_{GS} - V_{Th}) \end{array} \right\} \rightarrow \text{Saturation.}$$

$$\left. \begin{array}{l} V_{GS} \geq V_{Th} \\ V_{DS} \leq (V_{GS} - V_{Th}) \end{array} \right\} \rightarrow \text{Linear.}$$

For PMOS  $\rightarrow V_{Th} = (-)ve.$

$$V_{SG} \geq |V_{Th}| \rightarrow \text{TO ON.}$$

$$\left. \begin{array}{l} V_{SG} \geq |V_{Th}| \\ V_{SD} \geq (V_{SG} - |V_{Th}|) \end{array} \right\} \rightarrow \text{Saturation.}$$

$$\left. \begin{array}{l} V_{SG} \geq |V_{Th}| \\ V_{SD} \leq (V_{SG} - |V_{Th}|) \end{array} \right\} \rightarrow \text{Linear.}$$

In Linear,

$$I_D = \mu_p C_{ox} \frac{W}{L} \left[ (V_{SG} - |V_{Th}|) V_{SD} - \frac{1}{2} V_{SD}^2 \right]$$

In Saturation,


$$I_D = \frac{\mu_p C_{ox} \frac{W}{L}}{2} (V_{SG} - |V_{Th}|)^2$$



if  $V_{DS} \ll (V_{GS} - V_{Th}) \rightarrow \text{Deep Triode.}$

$$I_D = \mu_n C_{ox} \frac{W}{L} \left( (V_{GS} - V_{Th}) V_{DS} \right).$$

Let NMOS  $\rightarrow$



$\downarrow$   
Transfer char.,



Observations →

1).

BJT MosFET

B ↔ G

E ↔ S

C ↔ D

2).


BJT MosFET

CB ↔ CG


CE ↔ CS

CC ↔ CD

3). BJT →



MosFET →




④

$I/p \rightarrow S$   
 $O/p \rightarrow D$  } C. GATE

$\Rightarrow$

$I/p \rightarrow I_s$   
 $O/p \rightarrow I_D$

}  $I/p \rightarrow O/p$   
 (Current buffer)



$$V_o = -i R_D$$

$$V_i = -i(R) + 0 = -iR$$

$$\therefore A_v = \frac{V_o}{V_i} = \frac{R_D}{R}$$

By selecting  $R_D$  &  $R$ ,

We can use it as a  
 Vol., Amp.,


Current buffer.

Voltage  
 Amplifier.

Phase buffer.  
 $\angle V_o, V_i = 0^\circ$



I/p  $\rightarrow$  G  $\rightarrow$  Common Source.  
 o/p  $\rightarrow$  D



$$V_i = 0 + i R_S.$$


$$V_o = -i R_D.$$

$$\therefore A_v = \frac{V_o}{V_i} \rightarrow \frac{-R_D}{R_S}$$

Voltage Amplifier

Phase Shifter.

I/p  $\rightarrow$  G } Common Drain.  $[I_D = I_S]$   
O/p  $\rightarrow$  S



$$V_i = 0 + iR.$$

$$V_o = iR.$$

$$A_v = \pm 1$$

Voltage buffer.


Phase buffer.





Similarly for MOSFET

Practically, if  $V_{DS} \uparrow \uparrow$ , channel length is getting modulated due to huge depletion force at Drain Junction R.Bias & hence,



@ Some  $V_{DS_x} = V_{OV} + \Delta V$ .

$\Delta L \rightarrow$  Pinched off &  $\Delta V$  is dropped here.




Now  $L \rightarrow$  Modified to  $L'$ .

$\Rightarrow$  Electrons Crossing  $L'$  & when Enter in  $\Delta L$  Region, they Accelerate with high Velocity due to large  $V_{os}$ .


$\Rightarrow$  As  $L \rightarrow$  changed due to  $V_{os} \Rightarrow$  Channel length Modulation.

$\therefore \lambda = \frac{1}{V_A} \rightarrow$  Channel length Modulation parameter.





for any  $V_A = \infty$   
 $\Rightarrow r_o = \infty$   
 $\Rightarrow r_d = \infty$





with out CLM  $\rightarrow$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})$$

with CLM  $\rightarrow$

$$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 (1 + \lambda V_{DS})$$





$$L' = L - \Delta L = L \left[ 1 - \frac{\Delta L}{L} \right]$$


$$\text{As } \frac{\Delta L}{L} \propto V_{DS} \Rightarrow \frac{\Delta L}{L} = \lambda V_{DS}$$

$$\Rightarrow \lambda = \frac{\Delta L}{L} \cdot \frac{1}{V_{DS}} = \frac{1}{V_A}$$

$$\Rightarrow \boxed{L' = L[1 - \lambda V_{DS}]}$$

\* \*

Note →





- ① { Source to Body Junction Capacitance.
- { Drain to Body Junction Capacitance.
- { Mos Cap. (Metal to Body)

But As Some portion of  $SiO_2$  is overlapped in to Source & Drain → { capacitance

→ one plate is metal, other plate source } Dielectric is  $SiO_2$ .  
 One plate is metal, other plate drain }


→ Overlapping Capacitance.





$$\rightarrow C_{SB_j} = \frac{\epsilon_0 (\epsilon_r)_{Si} \times \text{Area}}{w_{dep}}$$

where  $A = A_{front} + A_{back} + A_{left} + A_{right} + A_{bottom}$ .



|||<sup>14</sup>  
 $C_{DB_j}$

$$\rightarrow C_{overlap} = \frac{\epsilon_0 (\epsilon_r)_{SiO_2} \times \text{Area}}{t_{ox}}$$

where  $A = \delta w \rightarrow \text{overlap area}$ .

