

Execution unit	Segment unit	Page unit
Registers Basrel Chifter	Segment régister Segment	Iranslation look aside buffer
Multiply/ Divide	translator	Page translator
Decoder  Instruction queue	Prefetch queue Prefetcher E	Interfa
Decoder unit	Prefetch unit	
This unit is re in and out of It is connected devices, using syste It own gets request fetching instruction for transferring	to external me	mory and I/(

- The Prefetch unit fetches further instructions in advance to implement pipelining. It fetches the next 16 bytes of the program and stores it into Prefetch Queue. It refills the queue when at least 4 bytes are empty as 80386 has a 32 bit data bus. During a branch, the instruction in the queue are invalid and hence are discarded.
- Decode Unit

  80386 microprocess has a separate unit for
  decoding instructions.

  It decodes the next three instruction and keep
  them ready in the decode Quine.

  During a branch, the instruction in queue are
  invalid and hence are discarded.
- Frecution unit performs the main task of executing instructions

  Normally, execution requires Arithmetic or Logic operations performed by a 32 bit ALU.

  It also has dedicated circuits for 32 bit division and multiplication

  A 64 bit barrel shifter is also provided for faster shifts during multiplication and division.

  Operands for the ALU can either be provided in the instruction or can be taken from memory.



	or could be taken from the 32 bit registers =
	like EAX, EBX etc.  Additionally there is 32 bit flag register  (EFLAGS) giving the status of current result.
	Additionally there is 32 bit flag register
	(EFLAGS) giving the status of current result.
	- Memory Unit
1	The memory unit converts Virtual Address to
	Physical Address.
	80386 microprocessor implements 64 Jerra bytes of
	Virtual memory using segmentation and Paging a
	Hence the memory unit is sub-divided into
	Seamentation Unit and Pagina unit
	Segmentation is compulsory, while Paging is optional
	The segmentation unit converts logical address
	into linear address.
	Paging unit converte linear address into physical.
-	address
2	Explain the eignificance of Isranch predication
	mechanism in Pentium processor
	- Branch Prediction logic reduce flushing problem -
	of riplining and avoid ripeline and EU stall
	if branching pudiction is done correct
	· Eles · Else if redicted wrong there is a responence -
	penalty.
	I The this echeme, a rediction is made
	I concerning the torarch instruction currently in
	ripeline -
	Prediction will be either taken or not taken

If the prediction turns out to be true, the prediction will not be flushed and no clock cycle will be lost

. If the prediction is flase, the pipeline is flushed and

started over with correct instruction

· It result in a 3 cycle renalty if the branch is executed in the u pipeline and 4 cycle penalty in V-pipeline.

· It is implemented using 4-way set associative rache with 256 entries. This is referred as the Branch

Target Buffer (BTB).

· The directory entry (tag) for each line contains the following information.

· Valid Bit: indicates whether or not the entry is in use

· History Bit: track how often the branch has been laken

· Source memory address that the branch instruction

was fetched from.

· If its directory entry is valid, the target address of the boarch is stored in corresponding data entry in BTB.

· BTB is a look aside cache that sits off to the side of DI stages of two riselines and monitors for branch instructions.

when the instruction reaches the exection stage, the branch will be either taken or not taken.



be the  The not  signertial  When the  the execu-  prediction  The local  in BTB.	next inetrument one fetched from taken, the next address.  I when the next memory address.  I wanch is the province the target address.  I wanch is the address and history.	om branch t instruction taken for the ides feedback	tanget a  n is t  l first  lo the	he next of
new beanth instruction start here	NT CHIDDY	THISTO TOK THISTO TOK THISTO TOK THISTO TOK THISTO TOK THISTON	T: BI	P: Bedection  ANT:  ANT:
Hutory lits	Resulting description			If branch — is not taken —
10	Strongly taken weakly taken	Branch Taken	Remains	Downgrades to weakly taken Downgrades to weakly not taken
				Mican Miles

History Bits	Resulting Description	Prediction mode	If branch is taken	If branch is not taken
DI	aweakly not taken	Branch not taken	upgrades to weakly taken	Downgrades to strongly not taken
00	Strongly not taken	branch not taken	cipgrades to weakly not taken	renain strongly not taken.

Draw and explain the Pentium 4 NetBurst architecture in detail

Pertium 4 processor is based on Netbust archeticture

- · BTB and iTLB

  determines next instruction to be fetched from L2

  cache in case of a TC miss
- Jakes bytes delivered from the LZ cache and decodes them into words.
- The Irace lacke

  Cather topos top upper from the instruction decoder.

  Used as L1 intruction cache

  Delivers 3 upper/clock

  The micro code ROM has the complex micro code sequences.

**4**3.



	NAVI-MUMBAL
	· Mosa Queue
	Holds ups from TC, ucode ROM or decode logic - Decouples the FE from the OOO Execution Engine -
	Decouples the FE hom the 000 Execution Engine -
	1. The Kenamer
	Maps arch registers onto 128 deep physical -
	register file.
	· The Allocator - assigns all necessary hardware buffers -
	I MICHINE HOM THE UP TO EXECUTE -
	The Scheduler - determine when a upp is ready to execute-
	1 LACOMON WILL
	up to 4 integer arithmetic operations per clock cycle -  I floating point operation (including 128 bitSSE)
	I floating point operation (including 128 bit. SE) -
	per clock cycle
	A memory load and store operation (up to 128 bit) -
	each clock cycle
	· 3.2 GB/sec system bus.
1	
-	The net brust micro architecture delivers number of new -
4	and innovative features including
4	Hyper Threading technology
4	rypho pipelined technology
4	533 MHz or 400 MHz system bus
4	Execution Zrace Cache
-	Rapid Execution Engine
-	as well as number of enhanced features
	navancia transfer cache
-	Advanced Dynamic Execution
-	Enhanced floating point and multimedia
	Streaming SIMD Extensions 2 (SSE2)

## Pentium 4 Block Diagram

