

Sub Code: CS6105

Regno: 2019503579


Sub Name: Digital Fundamentals and
Computer Organization

Name: Hemanthi, N.

12)

De-Morgan's Law:

(I) $(x+y)' = x'y'$



To prove this theorem, we consider complementary laws

$$x+x'=1, x \cdot x'=0. \quad \text{--- (1)}$$

Let us assume, $P = x+y$ $\therefore x, y$ are logical variables.

By complementary law, $P+P'=1$ and $P \cdot P'=0. \quad \text{--- (2)}$

If we prove (2) as true, De-Morgan's Theorem is proved.

To prove:

$$P+P'=1 \quad (\text{ie}) \quad (x+y) + \bar{x}\bar{y} = 1$$

$$P \cdot P'=0 \quad (\text{ie}) \quad (x+y) \cdot \bar{x}\bar{y} = 0 \quad \} \quad \text{--- (3)}$$

$P+P'=1: (x+y) + \bar{x}\bar{y} = 1$

Proof: $(x+y) + \bar{x}\bar{y} = (x+y) + \bar{x} \cdot (x+y) + y\bar{y}$

$$= [(x+\bar{x})+y] [x+(y+\bar{y})]$$

$$= (1+1) \cdot (x+1)$$

$$= 1 \cdot 1$$

$$\left[x+\bar{x}=1, (x+x)=1 \right]$$

$$\left[x+x=1 \right]$$

$$\left[1 \cdot 1=1 \right]$$

$P \cdot P'=0: (x+y) \cdot x'\bar{y}' = 0$

Proof: $x'\bar{y}' \cdot (x+y) = x'\bar{y}'x + x'\bar{y}'y$

$$= x'x'\bar{y}' + x'\bar{y}'y$$

$$= 0(y) + x'(0) = 0$$

$$\left[(x+x)=0 \right]$$

Sub Code: CS6105

Reg No: 2019503579

Sub Name: Digital Fundamentals and
Computer Organization

Name: Hemanth N.

$$\therefore (x+y)' = x'y'$$

(ii) $(x \cdot y)' = x'y' \quad \text{De Morgan's Law} = \overline{x+y}$

To prove this, we consider complementary Laws,
 $x+x' = 1, \quad x \cdot x' = 0$.

Assume, $P = x+y \Rightarrow P \cdot P' = 0 \text{ & } P + P' = 1$

(e) $x'y + (x'+y') = 1 \quad \text{and} \quad x'y(x'+y') = 0 \quad \rightarrow \textcircled{1}$

$$\begin{aligned} & x'y + (x'+y') \\ &= (x'y') + xy \quad : (x+y = y+x) \\ &= (x'y' + x) (x'y + y) \\ &\quad \text{Since, } (x+y)(x+y') = x+y \\ &= (x+x'y') (x'y + y) \\ &= (1+y') (x+y) \\ &= 1 \cdot 1 = \boxed{1} \\ & \therefore \underline{\underline{x'y + (x'+y')} = 1} \end{aligned}$$

$$\begin{aligned} & x'y \cdot (x'y + y') = 0 \\ &= x'y \cdot (x'y + y') \\ &= x'yx + x'y' \\ &\quad (\because x(y+z) = xy + xz) \\ &= xx'y + x'y' \\ &= 0 \cdot y + x \cdot 0 \\ &= 0 + 0 = 0 \quad (x \cdot x' = 0) \\ & \therefore \underline{\underline{x'y \cdot (x'y + y')} = 0} \end{aligned}$$

By Truth Table (i)

x	y	$(x+y)'$	$(x'y')$
0	0	1	1
0	1	0	1
1	0	0	0
1	1	0	0

By Truth Table (ii)

x	y	$(x \cdot y)'$	$x'y'$
0	0	1	1
0	1	1	0
1	0	1	0
1	1	0	0

Sub Code : CS6105

Reg No: 204503579

Sub Name : Digital Fundamentals and
Computer Organization

Name : Hemanth, N.

Thus, De-Morgan's Thm is Proved.

Absorption Law:

$$x + xy = x \quad (\text{and}) \quad x(x+y) = x$$



$$x \cdot x y = x$$

$$= x \cdot 1 + x \cdot y$$

(Identity Law)

$$= x(1+y)$$

(Distributive Law)

$$= x \cdot 1$$

(Boundary Law)

$$= x$$

(Identity Law)

$$\therefore x \cdot x y = x$$

Truth Table

x	y	xy	x+xy
0	0	0	0
0	1	0	0
1	0	0	1
1	1	1	1

$$x \cdot (x+y) = x$$



$$x \cdot x + x y = x x + x y \quad (\text{Idempotent})$$

$$= x(1+y) \quad (1+y=1)$$

$$= x \cdot 1$$

$$= x \quad (\text{Identity Law})$$

$$\therefore x(x+y) = x$$

Hence Proved.

SubCode: CS6105

Ref.no: 2019503579

SubName: Digital Fundamentals and
Computer Organization

Name: Hemantini

11.)

$$X = 1010110 \quad ; \quad Y = 1001011$$

(a) $X - Y = X + (-Y)$

$Y = 1001011$; Y' is 2's complement of Y
 \Rightarrow 1's comp. + 1
1's comp. of Y is 0110100

\therefore Y' 's 2's complement is 0110101

$\therefore X + (-Y) = \begin{array}{r} 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 1 \end{array}$

(+) $\begin{array}{r} 0 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \end{array}$ $\overline{\quad}$ $= (86)_{10}$
 $\overline{0 \\ 0 \\ 0 \\ 1 \\ 0 \\ 1 \\ 1}$ $= (75)_{10}$

$= (11)_{10}$

(b) $Y - X$

$X = 1010110$; 1's comp. of X is 0101001
 \therefore 2's comp. of X is $\begin{array}{r} 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \end{array}$

$\therefore Y - X = Y + (-X) = \begin{array}{r} 1 \\ 0 \\ 0 \\ 1 \\ 0 \\ 1 \\ 1 \end{array}$
 $\begin{array}{r} 0 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1 \\ 0 \end{array}$ $\overline{\quad}$
 $\overline{1 \\ 1 \\ 1 \\ 0 \\ 1 \\ 0 \\ 1}$

$= (75)_{10}$
 $= (86)_{10}$
 $= (11)_{10}$

$\boxed{\begin{array}{l} X - Y = 0001011 \\ Y - X = 1110101 \end{array}}$

SubCode : Cdb105

RegNo: 2019503579


SubName : Digital Fundamentals and
Computer Organization

Name : Hemanth N.

$$13.) F(A, B, C, D) = \Sigma(0, 1, 2, 4, 5, 6, 8, 9, 10)$$

Sum terms given, fill in values. ① Value.

K-Map:




Groups: $A'C'$, $B'C'$, $A'D'$, $B'D'$

$$\begin{aligned}
 & \text{Simplifying: } A'C' + B'C' + A'D' + B'D' \\
 &= A'(C' + D') + B'(C' + D') \\
 &= \boxed{(A' + B')(C' + D')} \rightarrow \text{Product of sums form}
 \end{aligned}$$

(i)

4 : 16 Decoder



[2 3:8 decoders]

{ a 3:8 decoder used
to construct a 4:16 decoder }

M₀ to M₁₅ are the
outputs. X(Y, Z, W) inputs

{ 2⁴ outputs possible for 4 inputs }

(ii)

When w is equal to 0, top decoder is enabled, and bottom 3:8 decoder is disabled.

(iii)

Top decoder minterms 0 to 7 are 0000 to 0111

(iv)

Bottom decoder o/p \rightarrow 0,

(v) When $w=1$, bottom decoder is enabled and top decoder is disabled

(vi)

Bottom decoder minterms \rightarrow 0.

Use:

Decoder minterms: 1000 to 1111 (8 to 15)

Decoder is basically a combination circuit that converts binary information from n input lines to max of 2^n unique o/p lines.

Sub Code: CD6105

Reg No: 2019503579

Sub Name: Digital Fundamentals and
Computer Organization

Name: Hemanthini.

(ie) When X, Y, Z, W are 0 $\Rightarrow M_0 = 1$, others 0

$X, Y, W = 0, Z = 1 \Rightarrow M_1 = 1$, others 0

$W, X, Z = 0, Y = 1 \Rightarrow M_2 = 1$, others 0

⋮

$W = 0, X = 1, Y = 1, Z = 1 \Rightarrow M_7 = 1$, others 0

$W = 1, X = 0, Y = 0, Z = 0 \Rightarrow M_8 = 1$, others 0


⋮

$W = 1, Y = 1, Z = 1 \Rightarrow M_{15} = 1$, others 0

These are truth table values, thus 16 outputs possible
for 4 inputs.

4:16 decoder is constructed using two 2:8 decoders]

18.)



Present			Next			FF ips.		
A ₂	A ₁	A ₀	A ₂	A ₁	A ₀	T _{A2}	T _{A1}	T _{A0}
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	1
0	1	0	0	1	1	0	0	1
0	1	1	0	0	0	1	1	1
1	0	0	1	0	0	0	0	1
1	0	1	1	0	0	1	1	1
1	1	0	0	1	1	0	0	1
1	1	1	0	1	0	0	0	1
						1	0	1
						0	0	1
						0	1	1
						1	1	1
						0	0	1
						0	0	1
						1	0	1
						0	1	1
						1	1	1

- ① State table ② FF eqn Kmap ③ Simplify
④ Circuit drawing using FF & combination circuit

Date: 03/07/2021

Sub Code: CS6105

Sub Name: Digital Fundamentals and
Computer Organization

Reg No: 2019503519

Name: Hemanthini.

First state diagram is drawn, then state table is obtained,

T FF truth table

Char table

Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

Q_n	Ride	T
0	0	0
0	1	1
1	0	1
1	1	0

Equivalent
Table

Now, the present state table is to be simplified,

A_2/A_0	A_1/A_0	A_1/A_0	A_1/A_0	A_1/A_0
A_2'	0	1	1	2
A_2	1	1	1	1

$$T_{A_2} = A_1 A_0$$


A_2/A_0	A_1/A_0	A_1/A_0	A_1/A_0	A_1/A_0
A_2'	0	1	1	2
A_2	1	1	1	1

$$T_{A_1} = A_0$$

A_2/A_0	A_1/A_0	A_1/A_0	A_1/A_0	A_1/A_0
A_2'	1	0	1	2
A_2	1	1	1	1

$$T_{A_0} = 1$$

After obtaining the FC eqn, draw the seq circuit w/ FFG one
combinational circuit.




Seq circuit design of dec circuit w/ Rn counter

14.) Carry Look Ahead Adder:


In ripple carry adder, for each adder block, 2 bits that are added are available instantly. But carry is from previous block waits. So, it is not possible to generate sum and carry until previous block is known.

The 1st block waits for SLP from p-th block. So there is a lag in time called propagation delay.



Considering above S_3 is produced by FA3 as shown if IP is given C_4 is not available until C_3 is known given on.

A look ahead reduces the propagation delay by introducing more complex hardware. In this one, the ripple carry is transformed such that carry logic over fixed groups of bits of adder is reduced up to 2 logic level.



A	B	C	Cin	Condition
0	0	0	0	
0	0	1	0	
0	1	0	0	No Carry
0	1	1	1	Generate
				No carry

A	B	C	Cin	Condition
1	0	0	0	
1	0	1	1	Propagate
1	1	0	1	
1	1	1	1	Carry Generate

From circuit we define carry generate and carry propagate.

$$G_i = A_i B_i \quad \underline{P_i = A_i \oplus B_i}$$

G_i gives carry when A_i, B_i are regardless of carry P_i .
is associated with propagation of carry.
 \Rightarrow carry $C_{i+1} = G_i + P_i C_i$

$$C_1 = G_0 + P_0 C_0$$

$$C_2 = G_1 + P_1 C_1 = G_1 + P_1 G_0 + P_1 P_0 C_0$$

$$C_3 = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0$$

$$C_4 = G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0$$

from above equations we find that carry at any stage of circuit


is independent of carry from previous one, this can be implemented with one level of AND gate

Sub Code: CS6105

Sub Name: Digital Fundamentals and
Computer Organization

Reg No: 2019503579

Name: Hemant N.



Carry Look Ahead generator

(Circuit diagram)

The equations are derived.

C_1, C_2, C_3, C_4 ✓


→ Logic behind the value is also explained clearly

(6.) Master Slave FF:

This type of FF can be designed with 2 JK FF's by connecting in series. One of these FFs, one FF works as master as well as FF works as a slave.

Master ~~state~~ FF connected to ~~Q~~(P) of slave FF.
Here slave FFs ~~Q(P)~~ can be connected to ~~Q~~(P) of Master FF.

The Inverter connection can be done in such a way that CLK pulse to 0 for master FF, then CLK pulse will be 1 for a slave FF. If CLK pulse is 1 for Master FF, then CLK pulse will be 0 for slave FF.



~~Master slave FF~~

Master slave FF can be designed:

When CLK pulse goes to high which means 1, then slave can be separated, inputs J & K may change condition of system

The slave FF can be is detached until the CLK pulse goes to low which means to 0. whenever CLK pulse goes back to low state, then data can be transmitted from Master to slave.

Master FF triggered at a pos level, slave at neg level
 i.e. Master FF responds first

① $J=0, K=1 \rightarrow$ master FF 'Q' goes to K of slave Q
 CLK forces the slave FF to reset, i.e. Slave copies Master

② $J=1, K=0$ Master Q goes to J of slave, CLK, neg trans
 sets slave FF & copies master

③ $J=1, K=1$, toggles over CLK's positive transition, thus
 slave toggles over CLK neg transition.

④ $J, K=0$, FF immobilized & it remains unchangeable.

Timing diagram


Toggling takes place for CLK cycle

Sub Code: CS6105

Reg No: 2019502579

Sub Name: Digital Fundamentals and
Computers Organization

Name: Hemanthini.



Timing Diagram of Master Slave FF


- ① When Clk pulse is 1, Master is def., but slave is Slave op is 0, Clk is 1.
- ② Clk is low, slave turns into operational & remains until Clk again turns to 1.
- ③ Toggling takes place throughout the entire procedure while the op is altering one time within a cycle.
i.e. synchronous op.

{
Master circuit \rightarrow Activates over leading edge of Clk pulse
Slave F/F \rightarrow Falling edge \rightarrow Activated}

(9.) Design of a synchronous sequential circuit starts from a set of specifications and culminates in a logic diagram or a list of Boolean functions from which a logic diagram can be obtained.

A synchronous seq circuit is made up of FFs and combinational gates.

① Derive the state diagram.



② Convert to state table

Present		X	Next		F
Q_1	Q_2		Q_1	Q_2	
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	1	0
0	1	1	0	0	0
1	0	0	1	1	0
1	0	1	0	0	0
1	1	0	0	0	0
1	1	1	1	0	0
					1

③ Choose a FF and include their transition table. Day we choose D FF.

State Table \Rightarrow

	D_1	D_2
0	0	0
0	0	1
0	1	0
1	1	1
0	0	0
0	0	0
1	0	0
1	1	1

for above transition table

(4) Minimize the func. for FFs

~~Q1 Q2~~

$x \mid Q_1 Q_2$	00	01	11	10
0	0	1	1	1
1	1	0	0	0

$$D_1 = Q_2 x + Q_1 Q_2$$

$$\boxed{D_1 = Q_2 (x + Q_1)}$$


~~Q1 Q2~~

$x \mid Q_1 Q_2$	00	01	11	10
0	0	1	1	1
1	1	0	0	0

$$D_2 = Q_1' x + Q_2 x$$

$$\boxed{D_2 = (Q_1' + Q_2) x}$$

(5) Use simplified functions obtained to $D_1 D_2$ represent and draw the binar circuit.

Circuit

$$\boxed{\text{Dynamic Sequential Circuit Designed}}$$

Sub Code: CS6105

Regd #: 2019502519

Sub Name: Digital fundamentals and
computer organization

Name: Hemanth, N.

PART-C

Q3) Magnitude Comparator:

It is a combinational circuit that compares two numbers to find whether 2 nos are equal or either one is greater or smaller than the other one.

Explanation for d bit Magnitude comparator

A ₁	A ₀	B ₁	B ₀	A < B	A = B	A > B
0	0	0	0	0	1	0
0	0	0	1	-1	0	0
0	1	1	0	-1	0	0
0	0	1	1	-1	0	0
0	1	0	0	1	0	0
0	1	0	1	0	0	1
0	1	1	0	0	1	0
1	0	1	1	1	0	0
1	0	0	0	1	0	0
1	0	0	1	0	0	1
1	0	1	0	0	0	1
1	0	1	1	0	1	0
1	1	0	0	0	0	0
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

Sub Code: Cdb105

Regno: 2019503519

Sub Name: Digital Fundamentals and
Computer Organization

Name: Itemanthin.

Deriving expressions for $A = B$, $A < B$ and $A > B$.

$A > B$

$A_1 A_0$	$B_3 B_2$	$B_1 B_0$	$B_3' B_2$	$B_1' B_0$	$B_3 B_2'$	$B_1 B_0'$
0	0	0	0	0	0	0
1	1	1	1	1	1	1
2	1	1	1	1	1	1
3	0	1	1	1	1	1
4	1	0	1	1	1	1
5	0	1	1	1	1	1
6	1	0	1	1	1	1
7	0	1	1	1	1	1
8	1	1	0	0	0	0
9	1	1	0	0	0	0
10	1	1	0	0	0	0
11	1	1	0	0	0	0
12	1	1	0	0	0	0
13	1	1	0	0	0	0
14	1	1	0	0	0	0
15	1	1	0	0	0	0
16	1	1	0	0	0	0
17	1	1	0	0	0	0

$A > B$

$A_1 A_0$	$B_3 B_2$	$B_1 B_0$	$B_3' B_2$	$B_1' B_0$	$B_3 B_2'$	$B_1 B_0'$
0	1	0	0	0	0	0
1	0	1	0	0	0	0
2	0	0	1	0	0	0
3	0	0	0	1	0	0
4	0	0	0	0	1	0
5	0	0	0	0	0	1
6	0	0	0	0	0	1
7	0	0	0	0	0	1
8	1	1	0	0	0	0
9	1	1	0	0	0	0
10	1	1	0	0	0	0
11	1	1	0	0	0	0
12	1	1	0	0	0	0
13	1	1	0	0	0	0
14	1	1	0	0	0	0
15	1	1	0	0	0	0
16	1	1	0	0	0	0
17	1	1	0	0	0	0

$A < B$

$A_1 A_0$	$B_3 B_2$	$B_1 B_0$	$B_3' B_2$	$B_1' B_0$	$B_3 B_2'$	$B_1 B_0'$
0	1	1	1	1	1	1
1	0	1	1	1	1	1
2	0	0	1	1	1	1
3	0	0	0	1	1	1
4	0	0	0	0	1	1
5	0	0	0	0	0	1
6	0	0	0	0	0	1
7	0	0	0	0	0	1
8	1	1	1	1	1	1
9	1	1	1	1	1	1
10	1	1	1	1	1	1
11	1	1	1	1	1	1
12	1	1	1	1	1	1
13	1	1	1	1	1	1
14	1	1	1	1	1	1
15	1	1	1	1	1	1
16	1	1	1	1	1	1
17	1	1	1	1	1	1

$$A = B : A_1' A_0' B_3' B_2' +$$

$$A_1' A_0 B_3' B_2 +$$

$$A_1 A_0' B_3 B_2' + A_1 A_0 B_3 B_2$$

$$A > B : A_0 B_1' B_0 + A_1 A_0 B_3 + A_1 B_1$$

$$A < B : A_1' A_0' B_3 + A_1' B_1 + A_0' B_1 B_0$$

From K-map simplification,
we obtain this.


{ Final expressions for comparator is derived,
these are now designed. }

Sub Code: CS6105

Reg No: 2019503579


Sub Name: digital Fundamentals and
Computer Organization

Name: Hemanthin




Greater than
comparator

$$Q = A_1 B_1' + A_0 B_0' B_1 + A_1' A_0 B_0$$



Less than comparator

$$Q = B_1 A_1' + A_1' A_0 B_0 + A_0' B_0 B_1$$



Equal to
comparator

$$\begin{aligned} Q = & A_1' A_0 B_1' B_0 \\ & + A_1' B_1' A_0 B_0 \\ & + \\ & A_1 A_0' + B_1 B_0' \\ & + \\ & A_0 A_1 B_0 B_1 \end{aligned}$$

Circuit Diagrams for Comparator.

Sub code: C06105

Sub name: Digital Fundamentals and
Computer OrganizationWorking:

Comparator compares each bit in one number with each corresponding bit in another number.

A: $A_1 A_0$ and B: $B_1 B_0$ are 2 numbers

Output logic of comparator $A = B$:

$A_1 = B_1$ and $A_0 = B_0 \Rightarrow$ Numbers are equal.

Output is 1 if $A_1 = B_1$ & $A_0 = B_0$.

Output logic of comparator $A > B$:

$A_1 = 1$ and $B_1 = 0 \Rightarrow A > B$ ①

If $A_1 = 1$, $B_1 = 1$,

Check A_0 / B_0 ; $A_0 = 1$, $B_0 = 0 \Rightarrow A > B$ ②

Output logic of comparator $A < B$:

$A_1 = 0$ & $B_1 = 1 \Rightarrow A < B$ ③

If $A_1 = 1$, $B_1 = 1 \Rightarrow$ check

A_0 / B_0 ; $A_0 = 0$, $B_0 = 1 \Rightarrow A < B$ ④

Thus, working of magnitude comparator is detailedly discussed.

Sub code: C0609

RegNo: 2019503519

Name: Hemanth, N.

Sub Name: digital fundamentals and computer organization

Q4.)


Ripple counter is a bit serial counter that can count

upto 2^n states and also known as mod n counters.

It is a Asynchronous counter because of the way clock pulse ripple its way.

FFs are in toggle mode. CLK pulses is applied at LSb, FFs are in toggle mode.


Jk FF is used



Q_0 is LSb & will toggle for every CLK pulse

Clk	J	K	Q_0
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Q_0 (Toggle)



} (sample clock signal)

Sub Code: CS6105

Reg No.: 2019502579

Sub Name: Digital Fundamentals and
Computer Organisation

Name: Hemanth.N.

Binary Count Sequence

LSB toggles
for every CLK value

Counter State	Q_4	Q_3	Q_2	Q_1	Q_0
0	0	0	0	0	0
1	0	0	0	0	1
2	0	0	0	1	0
3	0	0	0	1	1
4	0	0	1	0	0
5	0	0	1	0	1
6	0	0	1	1	1
7					
8	0	1	0	0	0
9	0	1	0	0	1
10	0	1	0	0	0
11	0	1	0	1	0
12	0	1	0	1	1
13	0	1	1	0	1
14	0	1	1	0	0
15	0	1	1	1	0
16					
17	1	0	0	0	1
18	1	0	0	0	0
19	1	0	0	1	1
20	1	0	0	1	0
21	1	0	1	0	1
22	1	0	1	0	0
23	1	0	1	1	1
24	1	1	0	0	1
25	1	1	0	0	0
26	1	1	0	1	1
27	1	1	0	1	0
28	1	1	0	0	0
29	1	1	1	1	1

Sub code: CS6105

Reg No: 2019503579

Sub name: Digital Fundamentals and
Computer Organization

Name: Itemanthin.

PART-A

① $(B41F)_{16}$ to decimal

$$(11 \times 16^3) + (4 \times 16^2) + (1 \times 16) + (15 \times 16^0)$$

$$= 45056 + 1024 + 16 + 15$$

$$= (46111)_{10}$$

$$\therefore \boxed{(B41F)_{16} = (46111)_{10}}$$

②

$$x_4 + x_2 + y_2 + z_2$$

$$x_4 + (x_2 + z_2) + y_2$$

$$x_4 + x_2 + z_2 + y_2$$

$$(x_4 + z_2) + (y_2 + z_2)$$

$$= x_4 + y_2 + \underbrace{z_2}_{y} + z_2$$

$$= \boxed{x_4 + y_2 + z_2}$$

(Absorption Law)

$$AB + A' = B + A'$$

(Absorption Law)

(Idempotent Law)

Sub Code: CSE105


Sub Name: Digital Fundamentals and
Computer Organization

$$(3) F(A_1 B_1 C_1 D_1) = \sum(01110, 10101, 110)$$

	$C_1 D_1$	$C_1' D_1$	C_1'	$C_1 D_1'$
$A_1' B_1$	1	1	1	1
$A_1 B_1$	1	1	1	1
$A_1 B_1'$	1	1	1	1
$A_1' B_1'$	1	1	1	1

$$\boxed{B_1' C_1 + B_1' D_1} \\ = B_1' (C_1 + D_1')$$

4.) Full Adder:



$$\begin{aligned}
 M &= A'B'C + A'B'C' + AB'C + ABC \\
 &= A'(B'C + BC') + A(B'C + BC) \\
 &= A'(B \oplus C) + A(B \oplus C) \\
 &= \boxed{A \oplus B \oplus C}
 \end{aligned}$$

A	B	C	sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	0
1	0	0	0	1
1	0	1	1	0
1	1	0	0	1
1	1	1	1	1

$$\begin{aligned}
 \text{Carry: } (A \oplus B)C + AB &= (A' B + A B')C + AB = A' B C + A B' C + A B \\
 &= A' B C + A B' C + A B (1+2) = A' B C + A B C + A B' C + A B \\
 &= B C + A B' C + A B (1+C) = B C + A B + A C (B + B') \\
 &= \boxed{AB + BC + AC}
 \end{aligned}$$

Sub Code: CS6105

Reg No: 2019503519

Sub Name: Digital Fundamentals and
Computer Organisation

Name: Itemanthin.

5) Priority Encoders:

Circuit that ~~converts~~ ^{compress} multiple Bin nos into smaller no. of inputs.

If 2^n inputs are given, n is no. of outputs.

It has one priority value out.

It ops the highest order P/P first.

Q to 2 Priority Encoder

$I_3(3), \dots, I_1(0)$

I_3 has high priority \Rightarrow it is output bit.

6.(i) Given the circuit diag we have to develop the state table and state diagram.

(ii) Find out the ips and o/p equations from given diag

(iii) Generate next state table, using FF eqns

in now draw state diagram.

(Some FF have asynchronous ips used to force FF to particular state)

Input that sets FF to 1 is called preset
S/I that clears FF is called ~~set~~ clear

& Boolean Lsns are found.

m FF, n inputs \Rightarrow 2^{mn} Rows in state table

Sub code: CS6105

Sub name: Digital Fundamentals and
Computer Organisation

Reg No: 2019503519

Name: Hemanth, N.

- 7.) → Ring Counter is a typical application of shift register.
only change is all of last FF is connected to first FF
(i) Ring counters.
- Count no of loops
 - The no of states in Ring counter is 2^n if n FF's used.
 - To generate timing diagram with combination of inputs shift register and decoder, is possible.
 - Each FF is in state 1, once every four clock cycles, and produces one of four timing signals. Or last FF is linked to J1 of first FF.

- 8.) Gray coding:
- Pros:
- Gray coding is used in high speed decoding circuit, glitch free units, Asynchronous FF design, only one bit changes b/w current state & next state.
 - Gray coding overcomes problems in binary coding like transition to dead, unwanted, control logic is more complex.
- Cons:
- No of FF is n FF in binary state machine

Sub Code: CS6105

Reg No: 2019503519

Sub Name: Digital Fundamentals and
Computer Organisation

Name: Hemanth, N.

One Hot Encoding:

It takes one FF for each state.

Pros:


Fast and Control logic is simple
Used in FPLA.

Cons:

More hardware is required.

Q.) Yes ROM are programmable and they are called as Programmable Read only memory.

It is programmable logic device that has bited AND array
Programmable OR array



When first PROM is created, all bits read as 1. During programming, 0 is etched & burned into a chip.

Sub code : CS6105

Reg NO : 2019503519

Sub Name : Digital Fundamentals and Comp Organisation

Name :itemanth.N.

(Q.)

- fetch instruction
- decode information
- perform ALU operation
- Access Memory
- Update Register File
- Update the Program Counter

All the answers in this answer Booklet has been in my own handwriting • No body helped me in writing these answers.

Akash
03/07/2021