**R20** 

Code: 20A05303

# B.Tech II Year I Semester (R20) Supplementary Examinations April/May 2024

## **COMPUTER ORGANIZATION**

(Common to CSIT, IT, AI&DS, CSE(AI), CSE(DS), CSE(AI&ML), CSE(IOT), CSE(CS) and CSE)

Time: 3 hours Max. Marks: 70

#### PART – A

(Compulsory Question)

\*\*\*\*

		*****					
1	(a) (b) (c) (d) (e) (f) (g) (h) (i)	Answer the following: (10 X 02 = 20 Marks)  Define multiprocessor.  What is full adder?  Define fetch cycle.  What is direct addressing?  Define main memory.  What is virtual memory?  What is hardware interrupt?  What is DMA?  What is parallel processing?  What is pipelining?	2M 2M 2M 2M 2M 2M 2M 2M 2M 2M 2M				
	PART – B  (Answer all the questions: 05 X 10 = 50 Marks)						
	2	Explain the role of stack in evaluating arithmetic expression.	10M				
•	<u> </u>	OR	TOIVI				
;	3	Explain various types of instruction formats with example.	10M				
•	4	Explain the design of multi-bus organization of CPU.  OR	10M				
	5	How to represent floating point numbers in computer.	10M				
(	6	Describe virtual memory using demand paging.  OR	10M				
-	7	Explain mapping procedures to implement cache memory.	10M				
;	3	How DMA is used for bulk amount of data transfer between computer and peripheral devices?  OR	10M				
,	9	Explain asynchronous data transfer mechanisms.	10M				
1	0	Explain the role of array processors in parallel processing.  OR	10M				
1	1	Discuss about pipeling.	10M				

\*\*\*\*

# B.Tech II Year I Semester (R20) Supplementary Examinations August/September 2023

## **COMPUTER ORGANIZATION**

(Common to CSE (CS), IT, CSE, CSE (AI), CSE (AI&ML), AI&DS, CSE (IOT) and CSE (DS))

Time: 3 hours Max. Marks: 70

### PART – A

(Compulsory Question)

\*\*\*\*

		****	
1	(c) (d) (e) (f) (g) (h)	Answer the following: (10 X 02 = 20 Marks)  Draw the basic functional units of a computer.  Compare Multi-Processor and uniprocessor.  Define Instruction Format.  Compute BCD Adder.  Relate about virtual memory.  Justify mapping procedures adopted in the organization of a Cache Memory.  What is function of about DMA controller?  Invent about Priority Interrupt.  What are the major characteristics of a pipeline?  What is parallel processing?	2M 2M 2M 2M 2M 2M 2M 2M 2M 2M 2M
		PART – B	
2	(a) (b)	(Answer all the questions: 05 X 10 = 50 Marks)  Explain about instruction cycle.  Organize any three best addressing modes with example.  OR	5M 5M
3		Prioritize different functional units of a computer.	10M
4	(a)	Perform arithmetic operation on binary using 2's complement representation: (i). (+42) + (-13) (ii) (-42) – (-13).	5M
	(b)	Convert the following numbers with the indicated bases to decimal; (i) $(12121)_3$ (ii) $(4310)_5$ (iii) $(50)_7$ .	5M
_	, ,	OR	
5	(a) (b)	Describe the importance of encoders.  Evaluate floating point representation.	5M 5M
6		Examine the following:  (i) Memory mapped I/O.  (ii) I/O Registers.  (iii) Hardware Interrupts.  OR	10M
7	(a)	Compose associate memory with block diagram.	5M
,	(b)	Determine mapping procedures of cache memory.	5M
8	(a) (b)	Elaborate interrupt with suitable example. Distinguish isolated versus memory.  OR	5M 5M
9	(a) (b)	Justify virtual memory and its importance. Examine TLB with necessary diagram.	5M 5M
10	(a) (b)	Classify array processors. Discover Interconnection structures.	5M 5M
11		OR  (i) Describe the data and control path techniques in pipelining  (ii) Prove inter processor communication	10M

\*\*\*\*