Max. Marks: 70

Code: 20A04504a

Time: 3 hours

B.Tech III Year I Semester (R20) Regular & Supplementary Examinations January 2024

COMPUTER ARCHITECTURE & ORGANIZATION

(Electronics & Communication Engineering)

PART – A (Compulsory Question) Answer the following: $(10 \times 02 = 20 \text{ Marks})$ 1 (a) Write about register transfer notations. 2M (b) For what reason devices generate interrupts? 2M (c) List the four basic functions of the CPU. 2M 2M (d) Write the address sequencing capabilities required in a control memory. (e) Explain the conversion of octal number to hexadecimal number with an example. 2M Design an Adder to add two 4-bit numbers. 2M (f) (g) Explain significance of Memory hierarchy. 2M (h) Discuss about possible modes of data transfer. 2M (i) What is Parallel processing? 2M Describe the need for inter processor communication. 2M (j) PART - B (Answer all the questions: $05 \times 10 = 50 \text{ Marks}$) 2 Briefly explain the input-output instructions. 10M OR 3 Draw and explain the working of a bus system for four registers. 10M Briefly explain logical and bit manipulation, shift instructions. 10M 4 5 Explain the working of microprogram sequencer with a neat diagram. 10M 6 Show the step by step multiplication process using booth algorithm when the following binary 10M numbers are multiplied (+15)*(-13). Assume 5-bit registers that hold signed numbers and draw the flow chart for the corresponding example. 7 Draw and explain the addition and subtraction of floating-point numbers. 10M 8 Construct an Associative memory page table with number of words equal to the number of 10M blocks in the main memory. OR 10M 9 Discuss about Set Associative mapping. 10 Explain instruction pipeline with neat timing diagram. 10M OR 10M 11 Explain briefly about the characteristics of multiprocessors.

R20

Code: 20A04504a

uniprocessors.

B.Tech III Year I Semester (R20) Supplementary Examinations August 2023

COMPUTER ARCHITECTURE & ORGANIZATION

(Electronics & Communication Engineering)

Time: 3 hours Max. Marks: 70

PART – A

(Compulsory Question)

1	(a) (b) (c) (d) (e) (f) (g) (h) (i)	Answer the following: (10 X 02 = 20 Marks) What is computer Architecture? List the phases of instruction cycle. List the address sequencing capabilities required in a control memory. What are the fields in Instruction format? Find (1001101 - 10101001) using 1's complement? Multiply 10111 by 10011 using successive shift and add operations process. Write any two differences that exist between Central computer and Peripherals. What is Bootstrap Loader? What is the Flynn's classification of computers? Write a short note on synchronous bus.	2M 2M 2M 2M 2M 2M 2M 2M 2M 2M 2M	
		PART – B		
	(Answer all the questions: 05 X 10 = 50 Marks)			
2		Distinguish between circular shift and arithmetic shift with proper example. OR	10M	
3		Explain memory reference instructions with an examples.	10M	
4		Explain the design of micro programmed control unit in detail. OR	10M	
5	(a) (b)		5M 5M	
6		Convert the following binary number into decimal & octal number: (i) $(00010.110)_2$ (ii) $(000.10110)_2$.	10M	
7		OR Discuss about Booth's multiplication algorithm.	10M	
8		Distinguish between Isolated versus Memory Mapped I/O. OR	10M	
9		Explain different types of mapping functions in cache memory.	10M	
10		Distinguish the characteristics of RISC and CISC. OR	10M	
11		What is multiprocessor system? Explain the advantages of multi processors over	10M	
