DIA AND ALD CONVERTERS


Most of the real-world physical quantity such as voltage, current, temperature, pressure and time etc., are available in analog form Even though an analog signal represents a real physical parameter with accuracy, it is difficult to process, store (b) transmit the analog signal without introducing considerable Error because of the superimposition of noise as in the amplitude modulation. Therefore, for processing, transmission and storage purpose, it is often convenient to express these variables in digital form. It gives better accuracy and reduces noise the operation of any digital communication system is based upon analog to digital (Alp) and digital to Analog (DIA) conversion.

Thus, Data conventers are of two types:-

- (1) Analog to Digital converters (ADC)
- (2) Digital to Analog conventers (DAC)

The function of ADC is just the opposite of function of DAC

Digital-to-Analog converters (DAC):



The input to the DAC is a n-bit binary word D. whose digits are di, d2, d3, dy dn (154 and 0's)

i.e. $D = d_1 d_2 d_3 d_4 - \dots d_n$ Cx:- D = 1010110

The n-bit bineary word D is combined with a reference voltage v_R to given an analog output signal.

The output of a DAC can be either a voltage con currentfor voltage output DAC, the DIA converter is mathematically described as

Vo = K VFS (d, 2-1 + d, 2-2 + d, 2-3 + + d, 2-n) →0

where $v_0 = output$ voltage; $v_{FS} = full scale$ output voltage

K = scaling factor usually adjusted to unity

 $d_1, d_2 - \cdots - d_n = n$ - bit binary fractional word with the decimal point located at the left.

d, = most significant bit (MSB) with a weight of VFS12,

dn = Least Significant bit (LSB) with a weight of $V_{FS}/2^n$.

There are various ways to implement early some of resistive

techniques are


- (1) kleighted resistor DAC
- (2) R-2R ladder
- (3) Inverted R-2R ladder

(1) Weighted resistor DACI-

Binary weighted resistor DAC

This is the one of the simplest circuit uses a summing amplifier with a binary weighted resistor network.

Circuit diagram for binary weighted resistor DAC:



2R, 22R, 23R _____2nR one weighted resistors.

It has n- Electronic switches did____dn controlled by binosly input word.

These switches are single pole double throw (SPADT).

If the binary input to a particular switch is 1, it connects the resistance to the reference voltage (-VR)

If the input bit is 'o', the switch connects the resistor to ground.

Let $\mathfrak{I}_1,\mathfrak{I}_2,\mathfrak{I}_3$ In denotes the currents through the resistors and \mathfrak{L}_0 be the current in the feedback path.

Apply KCL at node A,

$$\mathcal{I}_{B_1} = 0$$
 \Rightarrow $\mathcal{I}_0 = \mathcal{I}_1 + \mathcal{I}_2 + \mathcal{I}_3 + \cdots + \mathcal{I}_n$

$$\mathcal{I}_{1} = \frac{V_{R}}{2R} d_{1}, \quad \mathcal{I}_{2} = \frac{V_{R}}{2^{2}R} d_{2}, \quad \mathcal{I}_{D} = \frac{V_{R}}{2^{D}R} d_{D}$$

$$I_0 = \frac{V_R}{2R} d_1 + \frac{V_R}{2^2 R} d_2 + - - - + \frac{V_R}{2^{n_R}} d_n$$

$$\frac{g_0}{r_0} = \frac{V_R}{R} \left(d_1 2^{-1} + d_2 2^{-2} + \dots + d_n 2^{-n} \right) \rightarrow 2$$

The output voltage $v_0 = R_F I_0 \longrightarrow 3$

Substitute 2 in 3 => $V_0 = \frac{V_R}{R} \left[d_1 2^{-1} + d_2 2^{-2} + - - + d_n 2^{-n} \right] R_f$

$$V_0 = \left(\frac{R_f}{R}\right) V_R \left[d_1 2^{-1} + d_2 2^{-2} + \dots + d_n 2^{-n}\right]$$

when $R_f = R$, $V_0 = V_R \left[d_1 2^{-1} + d_2 2^{-2} + \cdots + d_n 2^{-n} \right] \rightarrow \mathcal{C}$

compare Eq 9 & CVO,


K=1) $V_R = V_{FS} = Full Scale output voltage$

The circuit uses a -ve reference voitage. So the analog output voitage is the staire case.

Let the input be a 3-bit binary word $D=d_1d_2d_3$. Since there are 3 bits 1-e, n=3, the no of digital inputs possible is $2^3=8$.

$$\begin{array}{l} D_{1} = d_{1}d_{2} \ d_{3} = 0000 \quad \Rightarrow \quad V_{0} = V_{R} \left[0 + 0 + 0 \right] = 0V \\ D_{2} = d_{1}d_{2} \ d_{3} = 0001 \quad \Rightarrow \quad V_{0} = V_{R} \left[0 + 0 + 1 \times 2^{-3} \right] = V_{R}/8 \quad V \\ D_{3} = d_{1}d_{2} \ d_{3} = 010 \quad \Rightarrow \quad V_{0} = V_{R} \left[0 + 1 \times 2^{-2} + 0 \right] = \frac{V_{R}}{4} \quad V = \frac{2V_{R}}{8} \quad V \\ D_{4} = d_{1}d_{2} \ d_{3} = 011 \quad \Rightarrow \quad V_{0} = V_{R} \left[0 + 1 \times 2^{-2} + 1 \times 2^{-3} \right] = \frac{3V_{R}/8}{8} \quad V \\ D_{5} = d_{1}d_{2} \ d_{3} = 1000 \quad \Rightarrow \quad V_{0} = V_{R} \left[1 \times 2^{-1} + 0 + 0 \right] = \frac{4V_{R}/8}{8} \quad V \\ D_{6} = d_{1}d_{2} \ d_{3} = 101 \quad \Rightarrow \quad V_{0} = V_{R} \left[1 \times 2^{-1} + 0 + 0 \right] = \frac{6V_{R}/8}{8} \quad V \\ D_{7} = d_{1}d_{2} \ d_{3} = 110 \quad \Rightarrow \quad V_{0} = V_{R} \left[1 \times 2^{-1} + 1 \times 2^{-2} + 0 \right] = \frac{6V_{R}/8}{8} \quad V \\ D_{8} = d_{1}d_{2} \ d_{3} = 111 \quad \Rightarrow \quad V_{0} = V_{R} \left[1 \times 2^{-1} + 1 \times 2^{-2} + 0 \right] = \frac{7V_{R}}{8} \quad V \\ D_{8} = d_{1}d_{2} \ d_{3} = 111 \quad \Rightarrow \quad V_{0} = V_{R} \left[1 \times 2^{-1} + 1 \times 2^{-2} + 0 \right] = \frac{7V_{R}}{8} \quad V \\ D_{8} = d_{1}d_{2} \ d_{3} = 111 \quad \Rightarrow \quad V_{0} = V_{R} \left[1 \times 2^{-1} + 1 \times 2^{-2} + 0 \right] = \frac{7V_{R}}{8} \quad V \\ D_{9} = d_{1}d_{2} \ d_{3} = 111 \quad \Rightarrow \quad V_{0} = V_{R} \left[1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} \right] = \frac{7V_{R}}{8} \quad V \\ D_{9} = d_{1}d_{2} \ d_{3} = 111 \quad \Rightarrow \quad V_{0} = V_{R} \left[1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} \right] = \frac{7V_{R}}{8} \quad V \\ D_{9} = d_{1}d_{2} \ d_{3} = 111 \quad \Rightarrow \quad V_{0} = V_{R} \left[1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} \right] = \frac{7V_{R}}{8} \quad V \\ D_{9} = d_{1}d_{2} \ d_{3} = 111 \quad \Rightarrow \quad V_{0} = V_{R} \left[1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} \right] = \frac{7V_{R}}{8} \quad V \\ D_{9} = d_{1}d_{2} \ d_{3} = 111 \quad \Rightarrow \quad V_{0} = V_{R} \left[1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} \right] = \frac{7V_{R}}{8} \quad V \\ D_{9} = d_{1}d_{2} \ d_{3} = 111 \quad \Rightarrow \quad V_{0} = V_{R} \left[1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} \right] = \frac{7V_{R}}{8} \quad V \\ D_{9} = d_{1}d_{2} \ d_{3} = 111 \quad \Rightarrow \quad V_{0} = V_{R} \left[1 \times 2^{-1} + 1 \times 2^{-2} + 1 \times 2^{-3} \right] = \frac{7V_{R}}{8} \quad V$$

Transfer characteristics of a 3-bit DACI-



- · The reference voltage is -ve · The analog output voltage is +ve for a 3-bit weighted resistor DAC.
- op-Amp is connected in inventing mode, it can be also connected in non-inventing mode.
- · The op-Amp is simply working as a current to voltage converted.
- · The polarity of the reference voltage is selected in accordance with the type of the switch used.
 - EXI- For TTL compatible switches, the reference voltage should be +5V and output will be -Ve.
- · The accuracy and stability of op-amp DAC depends upon the accuracy of the resistors.

The DAC using binary weighted resistors has the following drawbackst
of the standard of the standard of the following drawbackst
of the standard of the standard of the following drawbackst
of the standard of the standard of the following drawbackst
of the standard of the following drawbackst
of the standard of the standard of the following drawbackst
of the standard o

the circuit requires wide range of binary weighted resistors. As the no-of bits increases, the required range of resistors also increases.

Thus the value of largest resistor corresponding to 8th bit ie, the is lies times the smallest resistor value. It is practically not possible to design such large value of resistors. This limitation does not permits the use of binary weighted resistor DAC for more than 8-bits.

· It is not practicable to fabricalte large value of resistors on one chip.


This drawbacks are overcome in the R-2R ladder type DIA


R-2R ladder D to A converter:

converters.


This type of DAC used only 2 valued of resistors, and hence it is Easy to fabricate all resistors on a Chip. The usual values of the resistors range from $2.5 \, \text{K.D.}$ to $20 \, \text{K.D.}$.


The resistors (R-2R) are so arranged as to form a ladder Network.






Let the digital input be a 3-bit binary word given as 0=100, $d_1=1$, $d_2=0$, $d_3=0$







TO find Equivalent resistance at node C.




$$2R / 2R = \frac{2R \times 2R}{2R + 2R} = \frac{4R^2}{4R} = R$$





The circuit becomes



According to virtual ground concept, the potential at inventing terminal is zero.

$$R/2R = \frac{R \times 2R}{R + 2R} = \frac{2R^2}{3R} = \frac{2R/3}{R}$$

The circuit becomes,

2R


VR

2R

741

741

740




$$V_C = -V_R \frac{2R/3}{2R+2R/3} = -V_R \left(\frac{2R}{3}\right)$$

$$= V_C (2R)$$

$$V_C = \frac{-V_R(2R)}{8R} = -V_R(\gamma_4)$$

The circuit may be redrawn.



$$V_0 = \left(\frac{-R_f}{R_I}\right) V_i = \frac{-2R}{R} V_i$$

$$\frac{v_0}{v_i} = -2$$

But
$$V_i = \frac{V_R}{Y}$$
 =) $V_0 = -2(\frac{-V_R}{Y}) = \frac{V_R}{2} = \frac{V_{FS}}{2}$

$$V_0 = \frac{V_{FS}}{2}$$

Similarly for the binary input on $V_b = V_{FS} / 8$ Similarly for 4-bit (or) 8-bit binary input, the analog output can be determined.

Drawbacks:—
In the Dto A converters studied above, it is seen that the current in Every one of the resistors changes, as and when the input data changes. An increase of current results in more heat being generated and thus there is large dissipation of power.


As a result of it, non-linewilty of operation sets as this is highly undesirable in practice.

This drawback is overcome in the inverted R-2R ladder DAC.

Advantages of R-2R ladder Network!

- (1) Easiex to build accurately as only 2 precision metal film vesistors are required
- (2) No of bits can be expanded by adding more sets as of same RI2R values

Inverted R-2R ladder Digital to Analog convention:



The arrangement of switches is such that the input binary word connects the switches to either ground (or) the inventing input terminal.

The switch of is at logic o', to the left. The current through ar resistor flows to ground.

when the switch do is at logic 1 to the right, the current through 2R sinks to the virtual ground.

the current divides equally at each of the nodes. HOLL The reason for this is the equivalent resistance to the right (or) to the left of any node is exactly 2R.

The currents are

$$I_1 = \frac{V_R}{2R}$$
; $I_2 = \frac{V_{R12}}{2R} = \frac{V_R}{4R} = \frac{I_1}{2}$; $I_3 = \frac{V_{R14}}{2R} = \frac{V_R}{8R} = \frac{I_1}{4}$


$$I_{q} = \frac{V_{R}/8}{2R} = \frac{V_{R}}{16R} = \frac{I_{1}}{8} / I_{n} = \frac{V_{R}/2^{n-1}}{2R} = \frac{I_{1}}{2^{n-1}}$$

output voitage vo = - To Rx

$$V_0 = -(I_1 + I_2 + I_3 + I_4)R_f = -R_f \left(\frac{V_R}{2R} d_1 + \frac{V_R}{4R} d_2 + \frac{V_R}{8R} d_3 + \frac{V_R}{16R} d_4 \right)$$

$$V_0 = -\frac{R_f}{R} V_R \left(2^{-1} d_1 + 2^{-2} d_2 + 2^{-3} d_3 + 2^{-4} d_4 \right)$$

$$R_f = R$$
 \Rightarrow $V_0 = -V_R \left[d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + d_4 2^{-4} \right]$



companie R-2R and weighted resistor types of DACS

R-2R Ladder DAC

- (i) R-2R ladder DAC requires only

 2 Values of resistors i.e., R & 2R

 usually the values of R varies

 from 25 KD to lok-D
- (2) Since the Value of resistances are small and Easily available, this technique is suitable for integrated circuit fabrication.

 (3) By increasing the no of R-2R resistors more no of bits can be converted into analog.

- can the analysis of the circuit is complicated.
- (5) It is more preferable for Even wide range of bits. Hence, it is most widely used type DAC.

Weighted resistor DAC (1) heighted resistor DAC requires wide range of binary weighted resistors. As the no-of bits increased the required range of resistors one also increases. (2) since the value of resistances one very high & it is not possible to fabricate such large values of resistors in integrated circuits. (3) In a 8-bit DAC the value of largest resistor of 8th bit i.e. d8 is 128 times the smallest resistor value since accurate design of such large value of resistors is not possible, it is not used for more than 8-bits (4) Analysis of this circuit is Easy.

(5) It is not preferable practically.

8

Specifications of DIA conventers (or) parameters of DIA conventers:

The characteristics of a DIA conventers, which one generally specified by the manufacturers one:

- (1) Resolution (2) Linewilty (3) Accuracy (4) Settling time
- (5) Temperature sensitivity (6) Monotonicity (7) conversion time
- (8) Stability.
- (1) Resolution: Resolution can be stated as the no. of different analog outputs that can be provided by a DAC. Thus the resolution of an n-bit DAC is 2^n Resolution = 2^n ; n = No. of digital inputs.

2nd definition: Resolution of a DAC can also be stated as, the variation in the analog output due to 1 LSB variation in the digital input.

For an n-bit DAC, Resolution = $\frac{V_{oFS}}{2^{n}-1}$; V_{oFS} = Full scale out-put voltage.

Also we can define?-

The smallest possible change in the output voltage as a fraction of the full-scale range is called the resolution. It depends on the No. of bits in the input digital world.

If there are n-bits, the resolution is equal to $\frac{vors}{2^n-1}$ for a 8-bit DAC, the number of possible output voltages is

2° i.e., 256.

The smallest possible change is 1/256 of full scale range $V_{OFS} = 5.1V$, n=8; Resolution $= \frac{V_{OFS}}{2^n-1} = \frac{5.1}{2^8-1} = 20 \text{ mV/lse}$


This implies that a change in the digital input by ILSB causes a change of a 20mv in the analog output.

 $V_0 = \text{resolution } \times D$; D = Decimal Equivalent of binomy ilp.

appears to its ideal (actual) transfor characteristics.

Thus, the linearity of a DAC is defined as a measure of its accuracy.

Linearity curve of a 3-bit DAC 1-



(3) According: According is defined as the difference between the measured output & the actual output (oil ideal output)

ie, closeness of measured octput of conventer to the actual olp.


Ideally, the output voltage of a DAC should not difference from the expected output (or) at the worst, the difference should not exceed $\pm 4_2$ of its LSB.

Accoracy =
$$\frac{V_{OFS}}{(2^{n}-1)^{2}}$$
 / Vofs = Full scale output Voltage.

(4) Settling time 2-

It is defined as the time taken by the output of convented to reach and stay with in $\pm 1/2$ LSB of its final value for a given change in the input:

* settling time of a conventer varies from looms to lousec.



(5) Temperature Sensitivity:


The analogue output voltage for a given digital ilp word changes with temperature. This is caused by the variation

of the resistor values and the reference voltage with temperature. It is specified as \$\pm\percent{2} \text{PPm}/\circ}c

(6) Monotonicity: Monotonicity of DAC is defined as no of variation low linear increase in the analog output for an increase in the digital input.

A DAC is said to have good monotonicity if it do not miss any step backwood, when stepped through its entire range by a countex.

If the output of DAC does not increases linearly vor) sometimes decreases for a linear increase in input, then the DAC is said to be Non-monotonic DAC. A DAC is monotonic, provided its linearity error is maintained $\leq \pm \frac{1}{2} LSB$ at Each output.



(7) conversion time 1-

It is the time regressived for conversion of analog signal into its digital equivalent, it is also called settling time, It depends on the response time of the switches and output of amplified.

It is one of the most important performance parameters

Of ADC: The conversion time of ADC depends on

→ The conversion technique Employed.

→ propagation delay of components used in the circuit(8) Stability:-

The performance of a converter changes with temperature, age and power supply variations so all the relevant parameters such as offset, gain, linearity Error and monotonicity must be specified over the full temperature and power supply ranges these parameters represent the stability of the converter.

> Errors:-


In relation to Digital to Analog converter, there are 3 types of Errors.

(1) Lineality Error (2) Offset Error (3) Gain Error.

(1) Lineality Error! -

The transfer characteristics of a DAC is practically a Straight time passing through the origin. However in actual practice, the transfer curve may not be exactly linear.

<u>befinition</u>: Linear error may be defined as the difference between the actual output & the ideal output of DAC.




(2) OFFSet Error)-

Ideally, when the input to the DAC is zero, the output must be zero. But in practical DAC, it is observed that even for zero input, there is small output voltage. This is due to the fact that the op-amp used in DAC cet has offset voltage and leakage currents are present in the current switches.

Definition:— Offset Error is defined as the non-zero level of the output voltage, when the input is zero.






(3) Gain Error:

Gain Error is defined as the difference blow the calculated output output related to a current-to-voltage actual gain, in

converted * Gain Error is caused by Errors in the feedback resistors of the op-Amp



* IC 1408 DAC

IC 1408 is a monolithic 8-bit DAC, it is mainly consists of R-2R ladder, switches and the feedback resistor, all incorporated in a single chip. Such DAC's are available for 8-bit (of) 16-bit resolution.

The 8-bit DAC 1408 is one such typical monolithic IC, with a current output. The converter is compatible with both


TTL & cmos logic. It has settling time of 300 ms.

There are 8 input data lines d₁,d₂, ---, d₈.

d1 = MSB d8 = LSB

It requires 2 power supplies $V_{CC}=+5V$ $\xi-V_{EE}=-5V$ and a reference current of 2mA for full scale input.

pin diagram of 8-bit DAC 1408:




Block diagram :ds du dz (LSB) (MSB) output ← 4 o carrent output current switches Range control Basic RIZR Ladder circuit tyref o Reference current - Vref o amplifica 16 compensation current source 49 3 Jreer

The reference voltage vref and resistor Riy determines the bobal convent source . Resistor Ris is equal to Riy so as to methon the input impedance of the current source amplifical

current
$$\hat{I}_0 = \frac{V_{ref}}{R_{iy}} \left[\frac{d_1}{2^1} + \frac{d_2}{2^2} + \frac{d_3}{2^3} + \frac{d_4}{2^4} + \frac{d_5}{2^5} + \frac{d_6}{2^6} + \frac{d_7}{2^7} + \frac{d_8}{2^8} \right]$$

$$\frac{g_0 = \frac{V_{ref}}{R_{iij}} \sum_{i=1}^{8} d_i 2^{-i}}{R_{iij}} d_i = 0 \text{ (or) } 1$$

Typical circuit of Ic 1408 DAC:-




characteristics of 1408 ICL

- (1) power supply range \rightarrow $V_{CC} = +5V$; $V_{EC} = -5V$ to -15V
- (2) Reference current for maximum input scale $\rightarrow 2m\theta$
- (3) Maximum output current -> 1.992 mp
- (4) Settling time \rightarrow 300 nsec ; (5) Accuracy \rightarrow 0.19.1.

Analog to Digital converten-

Block diagram of ADCI-



Analog to Digital conventer allow an analog ilp voltage ξ produces an olp binary word $d_1, d_2, d_3, \dots, d_n$

An ADC has 2 additional control lines.

The <u>start</u> input to tell the <u>ADC</u> when to start the conversion and the <u>EDC</u> [End of conversion] output to announce when the conversion is completed.

sepending upon the type of application, ADCS and designed for micro processor Interfacing of to directly drive LCD or) LED displays.

ADC'S one classified broadly into 2 groups according to their conversion technique.

- (1) Direct type ADCS
- (2) Integrating type ADCS (Indirect)

Direct type ADCS

It compares a given analog signal with the internally generated Equivalent Signal.

This group includes

- -> Flash (comparator) type converter
- -> counter type converter
- -> Tracking cor) service converter
- -> successive approximation type conventer.

Integrating type ADCS-

indirect manner by first changing the analog input signal to a linear function of time (or) frequency and then to a digital code.

The 2 most widely used integrating type of converters are


(1) Charge balancing BADC (2) Qual Stope BADC

Direct type ADC !.

The parallel comparator (Flash) ALD convertelli-

It is the simplist all conventers and at the same time the fastest and most expensive technique.

Flash type ALD convented (3-bit)



network, 8-op-Amp dividen resistive of a consists circuit The encoder. 3-line g-une Ю \boldsymbol{a} companators and value, the voltage levels equal resistors ω 1esince all the between She equally divided nodes available at the are

reference voltage ve and the ground

The pulpose of the circuit is to compare the analog ilp voltage va with each of the node voltages.

Truth table for the comparator

voltage input Logil autput X $V_i > V_d$ $V_i > V_d$ $V_i < V_d$ $V_i < V_d$ $V_i = V_d$ previous value.

Truth table for the ADC:

Input voltage Vi	X7	X6	X5	Xy	x ₃	X2	κ,	χ,	1/2	٧,	Yo
0 60 1/8 VR	O	0	O	o	0	0	o	ı	0	0	0
1/8 VR to 2/8 VR	o	0	0	0	0	0	1	1	0	0	1
2/8 VR to 3/8 VR	0	0	0	0	O		ſ	ı	0	ı	0
318 VR to 418 VR	0	Ø	0	O	1		1	1	0	ı	1
4/8 VR to 5/8 VR	0	O	0	ŧ	l	1	1	l	l	0	0
5/8 VR 60 6/8 VR	O O	O	Ł	t	l	t			1	D	1
618 VR 60718 VR	D	t	l	ı		l	1	ı	l	l	O
7/8 VR to 8/8 VR	ľ	1	t	l l	ı	l	1	ang-11.500%-07	1	1	1

Encoder compares the code resulting from the compariators into binary code.

ddvantages !-

- The has high speed, as the conversion takes place simultaneously rather than sequentially.
- -> typical conversion time is less.
- -> conversion time is limited only by the speed of the comparator and of the primary encoder.


Dis-advantages:

The number of compariators required almost doubles for each added bit \rightarrow the larger value of n, the more complex is the priority encoder.

counted type AlD conventers (or ADC using DAC) 1-

The counter type ADC is also referred to ADC using DAC, since the cret uses a DAC.


the basic principle Employed in this type of ADC is that the linear vamp can be produced by connecting the dp of a counter to the ilp of a DAC.





circuit operation in

- -> Initially, the counter is cleaned by appling a reset signal & it displays 0000
- \rightarrow the output of the DAC also will be 'O'.
- when the analogue input signal is larger than the input from DAC, the AND gate is Enabled and the clock steps up the counter to oool
- \rightarrow As long as the output of the DAC is smaller than the analog input, the clock signal continues to increase the count number. \rightarrow The moment the DAC output exceeds the analog input voltage,
- the AND gate is disabled & the clock no longer steps up the
- counter.

 The counter output displayed by the counter represents the digital Equivalent of the analog input Signal.
- → The counter can be started again to get a new reading by applying the reset pulse.







Because of the appearance of the waveform vo, the country conventer is also called ramp conventer.

Advantage :-

Its operation is simple and it regulives less handware components.

Disadvantages:

 \rightarrow Its convension time depends on the amplitude of the analog up voltage. Therefore, for a high ilp voltages, the convension time will be high.


-> The counter has to be reset for Every new count.

Successive approximation ADC convertent

A successive approximation A to D conventer is based on a very Efficient code searching strategy called binary search.

The seasiching process is very fast, an-bit convension being n clock pollods. completed in only

Block diagram of Successive approximation ADC in



SOC: Start of conversion Eoc: End of conversion.

- · The CKt uses a SAR, DAC and a compeniator.
- · The External clock ilp sets the internal timing parameters.
- · The soc signal starts the process of conversion and the activated Eoc signal announces the End of the conversion process.

intiates the process of search. The SAR SCH The soc signal the MSB (MOST Significant bit) diel, as soon as the START Signal arrives, and all other bits are set to o.

1 11 11 11

If the convertex is a 8-bit converter, the initial Setting would be 100000000. The output Va of the DAC for this trial code is compared with the analog input Vi.

If the analog input Vi is greater than the DAC OLP Vd, it implies that the trial code 10000000 is less than the correct digital representation of Vi. The MSB di is left at 1 and the next lower significant bit is set at 1, and the process is repeated.

2f, on the other hand, the input vi is less than the DAC output Vd, it implies that the trial code 100000000 is greater than the correct digital representation of vi in such an Event, the MSB is set to 0, and the next lower significant bit is Set to 1, and the process is repeated.

Thus, the above process of comparision is repeated for all the subsequent bits, one at a time until all bit positions have been tested.

The comparator changes state whenever the DAC olp crosses Vi and this activates the EOC command.

conversion sequence:

correct digital	SAR OLP Vd at	compariator		
vepresentation	different stages	output		
10110010	1000000	1		
	11000000	0		
	1010000	1		
	10110000	1		
		O		
•	10 11 1000	O		
	10 11 0100			
· .	10 11 0010	0		
	10110011	U		

comparator of after comparing all 8-bits = 10110010 bigital representation of analog ip. * The time required for one conversion from analog to digital depends on both the clock period T and the number of bits The conversion time, $T_c = T(n+1)$

Advantages 1-

- -> provides excellent resolution.
- -> It's conversion speed is high.

sual slope DACK


The dual slope DAC is an integrator type o to A convented.

Its accuracy is quite high, Even though the speed of operation is quite low.

The crt uses an integrator & a flip-flop in addition to a comparator and binary counter.

In the dual Slope DAC, the analog input voltage and a reference voltage are both converted into time periods by means of an integrator, and are then measured by means of a counter.

Black diagram:



Those is a switch arrangement s by which the integrator input can be switched blue the analog ilp voltage v_i and a -ve reference voltage - v_i

The switch is controlled by the MSB of the binary counter.

• When the MSB is a logic 0, the switch closes on terminal 1
at which the input voltage is applied.

· When the MISB is a logic 1, the switch closes on terminal 2 at which the reference voltage is explicate

Operation :-

Let Analog switch close on toiminal 1 at t=0 the analog input voltage V_L gets applied at the investing terminal of the integrator.

The integrator output is given as

 $voi = \frac{-1}{R_1C_1} \int_{V_1}^{b_1} v_1 dt = \frac{-v_1 t_1}{R_1C_1} ; vo_2 = \frac{-1}{R_1C_1} \int_{-v_1}^{b_2} v_2 dt = \frac{v_1 t_2}{R_1C_1} \int_{-v_1}^{b_2} v_1 dt = \frac{v_1 t_2}{R_1C_1} \int_{-v_1}^{b_2} v_2 dt = \frac{v_1 t_2}{R_1C_1} \int_{-v_1}^{b_2} v_1 dt = \frac{v_1 t_2}{R_1C_1} \int_{-v_1 t_2}^{b_2} v_2 dt = \frac{v_1 t_2}{R_1C_1} \int_{-v_1 t_2}^{b_2} v_1 dt = \frac{v_1 t_2}{R_1C_1}$

·The integrator output voltage is applied to the compositor.

The compositor output goes high, it Enables the AND gate and the clock pulses reach the counter.

At the End of 2ⁿ clock periods, the MSB of the counter goes high this causes the output of the flip flop to go high with the result that the analog Switch's from position 1 to position 2, and connect reference voltage to the integrator inventing terminal.

19

Simultaneously the binary counter gets reset the -ve reference voltage -ve which now forms the ilp to the integrator makes the output of the integrator increase as a tree linear ramp. When it reaches zero level, the comparator output goes low, and this disables the AND gate and the result of it is that the clock pulses cease to reach the counter. The counter stops at a count corresponding a time interval to.

Since the integrator output voltage, originally zero drops to a definite voltage v in time t_1 , and rises to the original voltage v_i zero in time t_2

charge voltage = Discharge voltage

$$\frac{V_{i} + I}{R_{i}C_{i}} = \frac{V_{R} + L_{2}}{R_{i}C_{i}} \Rightarrow V_{i} + I = V_{R} + L_{2} \quad (or) + L_{2} = \frac{V_{i} + I}{V_{R}}$$

In the above expression for by, VR & by one fixed. Hence \(\frac{1}{2} \times \frac{V_i}{i} \)

That is t_2 is directly proportional to the analog input voltage hence is a measure of it. The output of the counter is binary number which corresponds to time t_2 .


Thus the binary digital output of the countex is also proportional to the analog input:

we have digital output of the counter: (counts/sec) $\frac{1}{2}$ But $\frac{1}{2} = \frac{V_i t_i}{V_R}$

Digital output of the counter = (countless) $t_1(\frac{v_1}{v_R})$.

The counter output is displayed suitably.

The waveform of the integrator output voltage:



The dual slope ADC is very widely used in practice in view of its many advantages.

Advantages 1-

→ It posses a high degree of accuracy

 \rightarrow It is cheap

 \rightarrow Its performance is not adversely affected by change of temperature.

Demoils: Speed of operation is some what low-

compare merits and demerits of ALD convertes:

(1) Flash con parallel comparator type ADC

Menik

 \rightarrow It is the fastest ADC comparied to all other ADCS. Its conversion time is \leq loops \rightarrow Its circuit design is simple.

Demonits

- \rightarrow sts accuracy is 1000
- \rightarrow It is not suitable for analog to digital conversion with more than 3 (or) 4 digital output bits.
- \rightarrow since this technique requires 2^n-1 comparators, the number of comparators increases with the increase of number of bits.
- (2) successive Approximation type ADC:

Merits:

- -> Its conversion speed is high
- -> It provides excellent resolution
- -> It requires less handware

Demonits : Its convension process is long companed to flash type ADC.

(3) counted type ADC

Mouls:

- ightarrow Its operation is simple
- -> It requires less handwase components.

Demerily >

- \rightarrow Its conversion time depends on the amplitude of the Analog input voltages, the conversion time will be high.
- -> The counter has to be reset for Every new count-

(4) Tracking type ADC!

MONEY:

- (1) Its conversion time is low i.e., the process of analog to digital conversion is very fast compared to counter type ADC.
- (2) It requires a few heardware components.

Demerits:

- (1) the conversion time is not constant & varies based on the last converted value.
- (2) The output of ADC will be maintained with in 1 LSB of the correct digital value as long as the Val Analog input voltage) varies slowly, but for a rapid change in va, the effective tracking with the changes in va cannot be achieved.
- (3) It needs an additional logic circuit to control the operations of apl down counter
- (5) <u>Qual</u> slope <u>ADC</u>:-

MUILLY

- (1) It has high accuracy
- (2) It provides Extremely high resolution.
- (3) It is Economical
- (4) Highly immune to temperature & noise.

Demerits:

(1) Its major drawback is that the convension time is very high.

Therefore, its speed of conversion is very

(2) It is only suitable for slowly varying signals.

Problems

1) Design an Astable multivibrator using an op-amp to goverate.

a frequency of IKHZ.

Time period of Astable is given by $T = 2R_f clm \left(\frac{2R_1 + R_2}{R_2}\right)$ $T = \frac{1}{L} = \frac{1}{1 \times 10^3} = \frac{1}{1 \times 10^3} = 1 \times 10^{-3} \text{ Sec} = 1 \text{ msec}.$


Assuming $lm \frac{2R_1 + K_2}{R_2} = 1$ $2R_1 + R_2 = e^1 \cdot R_2$ 2R, = 2.718 R2-R2 = 1.718 R2 $R_2 = \frac{2}{1.710}R_1 = 1.16 R_1$

$$\begin{bmatrix}
\vdots & R_2 = 1.16 & R_1
\end{bmatrix}$$

ASSUME RI= 10 KD

 $R_2 = 10 \times 1.16 = 11.6 \text{ Kg} \text{ (we can use 20 kg)}$ Potentiometer)

NOW T = 2 RCC assume C= 0.05 MF. $1 \times 10^{-3} = 2 \text{ Rf} (0.05 \times 10^{-6})$ Rt = 10 KV



2) calculate the values of the LSB, MSB & full scale.

output voltage for an 8-bit DAC for 0 to 10V- range.

jol Given, n = 8.

of Pange = 0 to 10 V

: Full scale output voltage = VoFs = 10 V

LSB = Resolution = $\frac{VOFS}{2^{m}-1} = \frac{10}{2^{8}-1} = \frac{10}{2^{5}-1} = \frac{10}{2^{5}}$ = 0.034 V = 34 mV

$$\frac{MSB}{2} = \frac{VOFS}{2} = \frac{10}{2} = \frac{5V}{2}$$

$$V_0 = VR \left[\frac{d_1 2}{d_1 2} + \frac{d_2 2}{d_2 2} + - - \right]$$

3 Find the digital output of an dual slope ADC, having $t_1 = 83.33$ ms and VR as p_0 mV for an input voltage of p_0 mV, q_0 the clock frequency is p_0 p_0

$$t_2 = \left(\frac{v_1^2}{vR}\right)t_1 = \left(\frac{100}{200}\right) 83.33 \times 10^3 = \frac{416.65}{83.33} m.8$$

Clock = 12KH3 = 12000 counts/sec.

Digital output = $\left(\frac{\text{counts}}{\text{sec}}\right)$ to = 12000 x 416.65 x10³ = 5000 counts.

$$(5000)_{10} = (100 111000 1000)_{2}$$

Resolution =
$$\frac{V_{OFS}}{2^{n}-1}$$

$$2^{n} = \frac{V_{OFS}}{Resolution} + 1 = \frac{10}{5 \times 10^{-3}} + 1 = 2001$$

$$9 = 11$$

(ii) what is full scale output voltage.

(i)
$$(101101101)_2 = (365)_{10}$$

olp voltage = Resolution xD
= $19.6 \times 365 \times 16^3 = 7.154 \text{ V}$.
 $(011011011)_2 = (219)_{10}$
olp voltage = $19.6 \times 16^3 \times 219 = 4.29 \text{ V}$

(ii) Vors =
$$(2^{m}-1)$$
 - Resolution
= $(2^{9}-1) \times 19.6 \times 10^{3}$
= 10 V



>what output voltage would be produced by a DAC Controller whose ofp range is a to lov and whose input binary number is: (i) 6110 (4 bit DAC) (ii) 10111100 (8 bit DAC).

$$B^{2}$$
nary = (0110) = (6)10 (B)

Resolution:
$$\frac{VoFS}{2^{n-1}} = \frac{10}{2^{4}-1} = \frac{10}{15} = 0.667 V$$

Resolution =
$$\frac{\text{VoFS}}{2^{n}-1} = \frac{10}{2^{8}-1} = 0.0391$$

$$V_0 = R \times D$$

= $(0.039) (188) = 7.37 V.4$

```
the LSB of a 10-bit DAC is 20m volts.
calculate,
    (i) percentage vesolution?
    (ii) Full-scale scange?
     (989) Output voltage for input, 1011001101?
  Given, N=10
      Resolution = 20 mu
(i) percentage resolution = R × 100
                         = (20×10-3) x100
                          =0.2.1
(ii) VOFS = 9
      R = VoFs
     VOFS = (20-1)R = (20 x10-3) (210-1)
    YOFS = 20.46 V
(1991) Binary data = (1011001101),
              D = (717)10
           Vo = RxD
              = (20×10-3)(717)
           No = 14.34 V
```

The basic step of a q bit DAC is 10.3 mv.

If "000000000" represents ov. what output is

Produced if the inputis "101101111"?

Given R=10.3 mv

B=(101101111)2

 $V_0 = R \times D$ $= (10.3 \times 15^3) (367)$

Vo = 3.781)