TIMERS, PHASE LOCKED Loops & and A-D Converters

Introduction:

The 555 timer is basically a monolithic timer circuit and it is one of the most Versatile linear integrated circuit devices in practical use.


Main features of IC 555 times:

- 1. The 555 timer, in Ic form is available in 3 types of packages.
 - * 8-pin metal can
 - * 8-pin mini DIP and ly-pin DIP.
- * 14 pin DIP actually Consists of 2 numbers of 555 timer fabricated on the same chip and is named as Ic 556.
- 2. It is basically a monolithic timer device. It can be employed with advantage when accurate and highly stable time delays of oscillations are to be generated. Time delays nanging from a few microseconds to several hours are obtainable.
 - 3. It has 2 operating modes; as monostable multivibrator and as a stable multivibrator.
 - 4. The Supply Voltage for the timer can vary over a wide mange: 4.5V to 18V for the SE/NE 556 Version and 2V to 18V for the TLC 555 Version.
 - 5. It has a high Current output, and is capable of handling 200mA load Current (both source and Sink Curve).
 - 6. Operating temperature Tranges from -55°c to +125°c for the SE 555 Version, and from 0°c to 70°c for the NE 555 Version.

- 7. The output of the IC555 timer is Compatable with both TTL and CMOS circuit.
- 8. It has very good temperature stability.
- 9. like all general-purpose op-Amps, it is highly ineliable in operation and is Easy to use.
- to cost wise, it is cheap.

PIN Diagram of Ic 555 timener:

The pin diagram of 8-pin mini DIP and 8-pin metal can packages.



1. Ground:

All the Voltages are measured with nespect to this terminal.

a. Trigger:

The external trigger pulse is applied to this terminal. The output voltage of

the timer depends on the amplitude of the trigger pulse. If the voltage at this pin is greater than 2/3 Vac (Vac is the Supply Voltage), the output is low.

3. Output:

When the trigger input is slight less than Vcc/3 Comparator-2 olp is high. This output is given to reset input of R-s flip-flop.

for this pin the Load is Connected, It can be Connected in 2 ways.

- 1. Between pin 3 and ground
- 2. Between pin3 and pin8.

on land, and the load connected between ping and 1 is called normally off load.

- * The Current which is flows through normally on load is called Sink Current.
 - * The Current which is flows through normally off load is called Source Current.

For Ic 555 timer, the peak Value of Source or Sink Current is 200mA.
4. Reset:

This is an interrupt to the timing device.

When piny is grounded, it stops the working of device and makes it off. Thus, piny provides on loff feature to the Ic 555 timer.

5. Control Voltage:

This pin is nothing but inverting terminal of Comparator.

An external Voltage applied to this terminal Controls the pulses width of the Output coaveform.

When an external Moltage is applied to pins, both trigger and threshold Voltages Vary, and the result of that Output Voltage Pulse width changes.

The pulse duration may also be Controlled by means of a potentiometer Connected between Prns and ground.

of Comparator 1 Keeps on changing above & below 2/3 Vac. Due to this,
the Variable pulse width output is possible. This is called pulse width.
Modulation.

6. Threshold:

This forms the non inverting (+) input terminal of Comparator 1. When the voltage at this terminal exceeds the threshold Voltage 2/3 Vcc, the Output Of Comparator 1 goes high, as a result of which the timer Output goes to.

For threshold > $\frac{2}{3}$ Vcc, flip-flop > set, $0 \rightarrow high$, olp-low. For threshold $< \frac{1}{3}$ Vcc, flip-flop > sieset, $0 \rightarrow hou$, olp-

7. Discharge:


This pin is internally Connected to the Collector terminal of the discharge transistor Q1.

the state of the first of the goods.

During normal operation, when the timer output is high, Q1 is Cutoff, and when the output is low, Q1 is Saturated and it short circuits the external Capacitor (c) to be Connected across it.

8. + Vac Supply:

The Supply Voltage (manging from '54 to 184) is applied to this terminal. The Voltage is with mespect to ground.




Monostable multivibrator Using Ic 555:-


It 555 Can be operated as a monostable multiurbrator by Connecting an external resistor and capacitor.

The circuit has only one stable state when trigger is applied, it produces a pulse at the cutput and neturn back to its stable state. The duration of the pulse depends on the Values of Rand C.

As it has only one stable state it is called one short multi-

5





circuit operation:

The flip-flop is intially set ie; S=1, Q=1 is high.

This drives the transistor Q in Saturation,

Then the capacitor discharges Completely and Voltage across it is nearly zero. The output at pin 3 is low.

When a trigger i/p, a low going pulse is applied, then circuit state memains unchanged till trigger Voltage is grater than $43 \, \text{Vec}$. When it becomes less than $43 \, \text{Vec}$, then Comparator 2 output goes high. This mesets the flip-flop. So Q goes low and Q goes high. [Q=0 $4 \, \text{Q}=1$]

low a makes the transistor a off. Hence capacitor starts charging through mesistance Rillians


The voltage across Capacitor increases exponentially. The voltage is nothing but the threshold voltage at pin6. When this voltage becomes more than $\frac{2}{3}$ Vcc, then Comparator 1 output goes high. This sets the flip-flop.

ie; Q becomes high and \bar{Q} is low. This high Q drives the transistor Q1 in Saturation. Thus capacitor 'c' quickly discharges through Q1.

*50 it can be noted that Vout at pin3 is low at start, when trigger is less than 43 Vcc it becomes high and when threshold is grater than 2/3 Vcc again becomes low, till next trigger pulse occurs.

** So a nectangular coase is produced at the Output. The pulse width of the new nectangular pulse is Controlled by the charging time of apacitor. This depends on the time Constant Rc. Thus Rc Controls the pulse.

Wave forms of monostable operation:



Der commerce the transistor 6,011. Honce: attended assert att commerced

The Voltage across Capacitor increases exponentially

trage deloss depositor wholess to

$$V_{c} = \frac{2}{3} V_{cc}$$

$$\frac{3}{3} V_{cc} = V_{cc} (1 - e^{-t} | R_{c})$$

$$\frac{2}{3} V_{cc} - V_{cc} = -V_{cc} e^{-t} | R_{c}$$

$$(\frac{2}{3} - 1) V_{cc} = -e^{-t} | R_{c} \times V_{cc}$$

$$-\frac{1}{3} V_{cc} = -(e^{-t} | R_{c}) V_{cc}$$

$$-(e^{-t} | R_{c}) = -\frac{1}{3}$$

$$e^{-t} | R_{c} = \frac{1}{3}$$

$$e^{-t} | R_{c} = \frac{1}{3}$$

$$\frac{1}{R_{c}} = \ln(\frac{1}{3})$$

$$\frac{1}{R_{c}} = \ln(\frac{1}{3})$$

$$\frac{1}{R_{c}} = \ln(\frac{1}{3})$$

$$\frac{1}{R_{c}} = \ln(\frac{1}{3})$$

t=1.1RC

* Design monostable multivibrator using 555 timer to produce a pulse width of loomsec.

pulse width T=loomsec T=1.1RClet us assume C=lup $R = \frac{T}{1.1xC}$ $R = \frac{100 \times 10^{-3}}{1.1x \times 10^{-6}} = \frac{10^{-1}}{11x \times 10^{-6}}$ $R = \frac{1}{11x \times 10^{-6}} = 90.91 \text{ k.} \Omega$

વ્ર

Applications of amonostable involtable to the conference of and

- modulation is the last constitution
 - 2. frequency divider
 - 3. pulse stretching
 - 4. Linear Ramp generator
 - 5. Missing pulse detector.

pulse width modulation:-

It is basically a monostable multivibrator with a modulating input Signal applied at the Control input (pins). By the application of Continious trigger at pins a series of output pulses are obtained, the duration of control width depends on the modulating input at pin 5.

or WR

8 4 (carrier)


7 I 2 Trigger

6 C 5 5 Modulating signal

1 3 Output

The modulating signal at pin5 gets Super imposed Open the already existing Voltage 2/3 Vac at the inverting input terminal of Comparator 1.

This intern changes the threshold level of the Comparator 1 and the Output pulse width modulation taken place. There the duty cycle Only Varies keeping the frequency same as that of the Continious ilp pulse train trigger.




from the output waveform that the pullist duration laines according to the modulating Signal level, but the frequency of the output pulses is Same as that of the trigger input Signal.

frequency divider:

Monostable multivibrator, application of trigger pulse gives a positive going pulse on the output. The Same monostable circuit can be used as a frequency divider. If the timing circuit interval is adjusted to be longer than the period of the input signal.


Input & output coaveforms of the monostable multivibrator as a divided




The monostable multi coil be triggered by the first -le going edge of the Square wave input but the output coil Temain high (because of greater timing interval) for the next -le going edge of the ilp square wave. The monostable will however be triggered on the 3rd -le going input depending on the choice of the time delay.

Astable multi vibrator using 555 timeri-

Ic 555 timer. Connected and Astable multivibrator. The threshold is connected to the trigger imput. Two external resistances RA, RB and a capacitor c' is used in the circuit.





The Circuit has no Stable State. The circuits changes its state alternately. Hence the Operation is abused free Tunning (non-Sinusoidal) oscillator. 8=1, 0=1 0|p=low.

rest on para mindimum alloted

* when the flip-flop is set, Q is high which drives the transistor Q1 in Saturation and the Capacitor gets discharged. Now, the Capacitor Voltage is nothing but the trigger Voltage.


While discharging when it becomes less than 1/3 Vcc, Comparator 2 Output goes high. This resets the flip-flop. Hence Q goes low & Q goes high. The low Q makes the transistor Off.

Thus Capacitor Starts charging through the Desistance RA, RB and Vcc. The charging path is shown by the thick arrows. As total, Desistance in the charging path is (RA+RB),

The charging time Constant is (RA+RB)C.

Now the capacitor Woltage is also a threshold Woltage while charging, capacitor Voltage increases ie; the threshold Woltage increases. When it exceeds 2/3 Va, then the Comparator 1 output goes high which sets the flip flop. The flip-flop output a becomes high and output at pin 3. Ie; a becomes low. High a drives transistor a. This path is shown by dotted arrows. Thus the discharging time Constant is RBC. When Capacitor Woltage becomes less than 1/3 Va, Comparator 2 output goes high, resetting the flip-flop. This cycle Nepeats.

Thus when Capacitor is Charging Output is high, while when it is discharging the Output is low. The Output is a nectangular wave. The Capacitor Voltage is exponentially nising and filling.



Duty cycles.

Generally the charging time Constant is grater than the discharging time Constant. Hence at the output, the coaveform is not Symmetric. The high output remains for longer period than low output.

Duty cycle: It is defined as the natio of on time ie; high output to the total time of one cycle.

ω= time for Output is high = ToN

T= time of one cycle.

D= Duty cycle = ω/T $V = \frac{ω}{T} \times 100 \text{ /·}$

Capacitor Voltage for a low pass Rc circuit Subjected to a step input of Vcc Volts is given by

Vc=Vcc(1-e-t/RC)

The time to taken by the ckt to charge from oto 2 vcc.

$$\frac{2}{3} \text{Vcc} = \text{Vcc} \left(1 - e^{-t_1/Rc} \right)$$

$$\frac{2}{3} \text{Vcc} - \text{Vcc} = -\text{Vcc} e^{-t_1/Rc}$$

$$-\frac{\text{Vcc}}{3} = -\text{Vcc} e^{-t_1/Rc}$$

$$t_1 = 1.09 \text{ Rc}$$

and the time to to charge from 0 to 1/3 vcc is

$$\frac{1}{3} \text{Vcc} = \text{Vcc} \left(1 - e^{-t_2} | \text{Rc} \right)$$

$$\frac{1}{3} \text{Vcc} - \text{Vcc} = -\text{Vcc} e^{-t_2} | \text{Rc}$$

$$-\frac{2}{3} \text{Vcc} = -\text{Vcc} e^{-t_2} | \text{Rc}$$

$$\frac{1}{3} \text{Vcc} = -\text{Vcc} e^{-t_2} | \text{Rc}$$

$$\frac{1}{3} \text{Vcc} = -\text{Vcc} e^{-t_2} | \text{Rc}$$

So, the time to change from & Vac to & Vac is

for the given ckt ton= 0,69 (RATRB)C

* The output is low while the Capacitor discharges from $\frac{2}{3}$ Vec to $\frac{1}{3}$ Vec and the Voltage across the Capacitor is given by

$$\frac{2}{3}$$
 $V_{cc} e^{-t/Rc} = \frac{1}{3} V_{cc}$

t=0,69RC

RA & RB are in the charge path, but only RB is in the discharge path.

Duty cycle
$$1/D = \frac{ToN}{ToN + Toff}$$


$$1/D = \frac{0/69(RA + RB)R}{0.69(RA + 2RB)R} \times 100$$

$$1/D = \frac{RA + RB}{RA + 2RB} \times 100$$

* If RA is much Smaller than RB, Duty cycle approaches to 50% and olp wave-form approaches to square coave.


Applications of Astable multivibrator:

1. Square wave generator:




* To get exactly 50%. Duty cycle
ie; Square wave olp it is necessary
to modify the astable timer ckt.
In the modified circuit, the
capacitor (c' charges through RA
and diode D' and discharges
through RB. To obtain Square cave
(50% duty cycle) Fresistance RB is

adjusted such that it is equal to the Summation of nesistance RA and the forward nesistance of diode 'D'. Usually, potentiometer is used for exact adjustments of nesistors.



Voltage Controlled Oscillator (VCO):



Suitable mechanism. When the Control Voltage is changed, the upper threshold voltage changes and as a Consequence of if, the time needed for the Capacitor to charge to the set Value of the upper threshold Voltage also changes. Also for the Same reason, the discharge time changes. A change of charging and discharging times implies that the time period changes. This changes the frequency of the output Voltage.

Thus we see that the frequency of the output Voltage of an astable multivibrator using Ic555 can be Controlled by Varying the Control Voltage externally.

16


In practice the Control Wolfage to Changed ethernelly by means of a potentionneter arrangement.

A Variable Desistor R' Connected between Ucc and ground supplies the necessary external Control Voltage, and this is applied to the Control Voltage terminal of the timer device, thus charging the upper threshold Voltage.

Let the Control Voltage be increased. This increases the apper threshold Voltage ($>\frac{2}{3}$ Vcc). Hence the capacitor charging time and discharging time increases. The time period T' of the output Voltage increases, and as a mesult the frequency of oscillations from would decrease ($f = \frac{1}{T}$).


* Thus the Output frequency can be Controlled by means of Control Voltage Variations by external mechanism.

555 times as a schmitt trigger:



An astable multivibrator can be Converted in to regenerative Comparator ie; Schimitt trigger, by Joining the 2 internal Comparators together (pin6 & 2) and biasing them at Vcc by a potential division network Consisting of equal resistors. The input signal is applied at the Common point.

When the input signal makes the input level neach 2 vcc, the threshold Comparator trips making the output low Similarly, the trigger Comparator Switches the output to high when the input signal level goes down to 13 vc. Thus a sine wave input of Sufficient



specifications of 555 timeri-

7 = 5 5 5 6 7 5 6 7 7 7 7 7 7 7 7 7 7 7 7 7	
Supply Voltage	18V 600mw
power dissipation	se5\$5
typical Values at T=25°c	4.5 to 18 V
Supply Woltage Supply current (for Vcc=15V)	3mA
R _L =∞	Amol
Supply current (Va=15V, RL=20)	a 3 Vcc
Threshold Voltage	5V
Trigger Voltage (For Va=15V)	1,677
(for Vcc=5V)	ALLZIO
Trigger current	VF10
Reset Voltage	oilmA
Reset Current	lov
Current Voltage level: For Vcc=15V Vcc=5V	8.33V
Output Voltage (low)	0.14
output Voltage Chigh)	12:5V

phase locked loop (PLL):

phase locked loop is abbrevirated as pill,


- * Basically put is a closed loop system which is designed to lock the output frequency and phase to the frequency and phase of the ilp signal.
- * PLL's are available in monolithic IC form and hence they are in expensive, and are extensively used in modern Communication systems.

 They are used in applications Such as
 - * frequency Synthesis
 - * frequency modulation demodulation
 - * AM detection
 - * Tracking filters
 - ok FSK demodulator
 - ok Tone detector
- * In the pil the output frequency (Uco) is compared with the input frequency and adjusted until its is equal to it. The input ilottage is thus tracked and locked, hence the name phase locked loop.

Block diagram of PLL:

Block diagram of PLL Consists of

- 1. phase detector.
- 3. Gror amplifier
- 2. low pass filter
- 4. Voltage controlled oscillator (Vco).



* phase detector:

The circuit has 2 input terminals. The Signal to be processed (Vi) is given to one of the inputs, the second input is fed by the Inference Signal Vo. It compares the phase and frequency of the 2 inputs.

If the 2 signals differ in frequency or and phase, an error Voltage Vd is generated. It is basically a multiplier circuit and produces the Sum fit of and difference fit of frequencies and dc Component.

It is an active low-pass. It temous the high frequency component (fs+fo) from its input and passes the difference frequency signal (fs-fo). When fi=fo, it eliminates a fo and passes only the de signal.

Gror amplifier:

Differency frequency Component (fi-fo) & dc signal is amplified.
Voltage Controlled Oscillator:

It is a free Tunning oscillator and operates at a set frequency for called free Trunning frequency. This frequency is determined by an external timing capacitor and an external Tresistor. It can be shifted to either side by applying a dc Control Voltage Va to an appropriate terminal of the Ic. The frequency deviation is directly proportional to the dc control Voltage and hence

The input for voltage Controlled oscillator is output of error amplifier (Vc). The signal Vc shifts the Vco frequency in a direction to reduce the frequency difference between fs and fo. Once this action starts the signal is said to be in capture range.

20

The Vco Continious to change frequency till its output frequency for sexactly the same as the input signal frequency fire. The circuit is then said to be locked once locked the output frequency foat Vco is identical to its except for a finite phase difference of this of generates a Corrective Control voltage Vc to Shift the Vco frequency foato is and there by maintain the lock once locked ple tracks the frequency changes of the input signal.

If the frequency of the input signal Suddenly changes (Say Increases by Ofi) at a particular instant (Say t=0), the phase of the input Signal Starts leading the phase of the Deference Signal.

The phase error increases with time. The phase detector St. develops a signal by which also increases with time. As a nesult the output of the filter be will also increases. This causes the beat increase its frequency

The phase error becomes small now and after some settling time, the Vco will oscillate at a frequency that is exactly the frequency of the input signal.

The Vco now operates at a frequency which is grater than its free running frequency by of . If this tracks the frequency of the incomming signal and lock in.

Thus use see that, a put passes through 3 states during its normal operation: free running state, capture state and phase-lacked state.

Week the pringer in the meaning the stands of motors and all

once the pil is locked, it can track frequency of the incomming Signal. The range of frequencies over which the pil can maintain lock with the incoming Signal is caused the lock in Trange or tracking Trange.

Capture Flange:


The trange of frequencies over which pu can acquire lock with an input signal is called the capture trange.


This is also expressed as 1.0 of fo.

Pull in time: -

The total time taken by the PLL to establish lock is called PULL in time. This depends on the initial phase and frequency difference between the 2 signals as well as on the overall loop gain & loop filter.

PLL Action:





Simple explenation for Voltage Controlled oscillator:

Intially the PIL is in the free running state, when the output of amplifier is applied to Vco as its Control Voltage, based on the Control Voltage the Vco shifts its frequency in order to make it equal to input frequency. During this action, the PIL is said to be in Capture mode, once the output frequency of Vco becomes equal to frequency of ilp Signal, fin-fout=0. In this Condition the PIL is said to be in locked mode. In the locked state the PIL tracks the frequency of input Signal.

This cycle trepeats and the PIL tracks the changes in input frequency (ie; for Various inputs).

565 phase locked loop (565 pll)

Monolithic phase locked loop:

All the different blocks of PLL are available as independent Ic packages and can be externally inter Connected to make a PLL.

Monolithic PLL'S are SEINE 560 series introduced by signetices and LM 560 Series by national SemiConductor.

The SEINE 560, 561, 562, 564, 565 and 567 mainly differ in Operating frequency Trange, power supply Trequirement, frequency and bandwidth adjustment Tranges.

565 PLL:

This is available as a ly pin Dip Package and as to pin metal can package the output frequency at the Vco.

RT, CT = External Diesistor & Capacitor
RT = between 2kQ & 20kQ

The Vco free running frequency is adjusted with RT&CT to be at the Centre of the input frequency range.


pin diagram

phase Comparator

Vco input

Reference olp

Demodulated olp



The phase locked loop is internally broken between the Vco olp and the phase Comparator input. A short ckt between pins 4 and 5 Connects the Vco Dutput to the phase Comparator so as to Compare to with ilp signal fs.

A Capacitor c' is connected between pin 7 and pin to to make a Lpp coith the internal desistance of 316kg

Conversion statio of the phase detector of 565 pll as kd = 0.7-(-0.7)

Electrical parameters of 565 pll are:

= 1.4

Ti

Operating frequency Trange

: 0.001 Hz to 500 KHZ

Operating Voltage Stange

: ±64 to ±124

input level

floming min to 34 p-p max

input impedance

: loks typical

Output Sink Current

: 1mA, typical

Drift in Vico Centre frequency
Costh temperature

: 300 ppm/°c.

(parts per million per degree Centigrade).

₹5

Drift in Voo Centre frequency coith Supply Woltage

Triangle wave amplitude

Square wave amplitude

Band width adjustment Jange

: 1.5 percent / Umax


: 2.4 Upp at ±6 supply Voltage

: 5.4 Upp at ±6 v supply voltage

: < ±1 to ±60%.

Derivation for lock-in-range:

Block diagram to determine lock-range.



output voltage of a phase detector is

be phase error

The output of phase detector is filtered by the low-pass filter to remove the high-frequency Components. The output of the filter is amplified by a gain A and then applied as the Control Woltage Vc to the VCo as given by.

$$V_c = AV_e = AK_\phi (\phi - \overline{U}/2) - \overline{Q}$$

This Control Voltage Vc coill nesult in a shift in the Vco frequency from its center frequency fo to a frequency f,

 K_V = Voltage to frequency transfer Coefficient of the Vco. When the put is locked in to the input Signal frequency fi, we have $f = f_i = f_0 + K_V V_C - G$

Substitute (2) is (1)

$$f_1 = f_0 + kv k A (\Theta - \pi/2)$$

$$f_1 - f_0 = kv k A (\Theta - \pi/2)$$

$$\Theta - \pi/2 = \frac{f_1 - f_0}{kv k A}$$

$$\Theta = \frac{\pi}{2} + \frac{f_1 - f_0}{kv k A} - 5$$

The maximum output Unitage magnitude available from the phase detector across for $\phi=\pi$ and oradian.

$$V_c(max) = \pm k\phi \pi/2$$
 $V_c = k\phi (\phi - \pi/2)$.

AA

The Corresponding Value of the maximum Control Voltage available to drive the Vco will be.

$$V_{c(max)} = \pm K_{\phi} (\pi/2) A - 6$$

Substitute (6) in (1)

f=fi=fo ± Kv Kb (4/2)A.

where 2 Afr will be lock - 90 frequency stange given by:

lock Trange = 20fil = KV K& ATT.

The lock in Trange is Symmetrically locked with Trespect to Uco free Trunning frequency to for pll565.

We have
$$K_V = \frac{8 f_0}{V} - 8$$

for puses
$$kp = \frac{l_1 y}{\pi}$$
 and $A = l_1 y - (io)$

Substitute 8,9,10 is
$$\bigcirc$$
 Of L= $k_V k_0 A \pi / 2$


Of L= $\frac{8f_0}{V} \frac{1.4}{\Pi} (1.4) \pi / 2$

$$\Delta f_{L} = \pm \frac{7.84 \text{ fo}}{V} \text{ Hz}$$

$$\Delta f_{\text{cap}} = \pm \left[\frac{\Delta f_{L}}{2\pi \times 3.6 \times 10^{3} \times c} \right]^{\frac{1}{2}} \text{ Hz}.$$
Capture Trange.

Applications of pui-

frequency multiplication:



* Above fig is the block diagram for a frequency multiplier using pll 565.

Here a dived by N network is inserted blue the Voo output (piny) and the phase Comparator input (pin5).


Since the output of the divider is locked to the input frequency fr, the Uco is actually sunning at a multiple of the input frequency.


In the blocked state, the Vco output frequency to = Nfi By selecting proper divided by N' network, we can obtain desired multiplication. For Gr, to obtain output frequency fo=6fi, divided by N should be equal to 6.


IC Applications UNIT-V

TOPICS:

- Voltage Controlled Oscillator (IC 566)
- > VOLTAGE TO FREQUENCY CONVERTER
- Applications of VCO







VCO:

- Applications of VCO:
 - FM modulation
 - Signal generation (Triangular & square)
 - Function generation
 - FSK demodulator
 - Frequency multipliers

VOLTAGE TO FREQUENCY CONVERTER:

 V-F conversion factor is a very important parameter for VCO

$$K_{v} = \frac{\Delta f_{o}}{\Delta V_{c}}$$

 ΔV_c = change in the control voltage producing change of Δf_o in the frequency.

Let $f'_o = New frequency$

 f_o = original frequency

$$\Delta f_o = f'_o - f_o w$$

VOLTAGE TO FREQUENCY CONVERTER:

- While V_c is changed by ΔV_c to achieve this,
- From expression of f'_o,

$$f'_{o} = \frac{2[+V - (V_{c} - \Delta V_{c})]}{C_{1}R_{1}(+V)}$$

$$f_{o} = \frac{2[+V - (V_{c})]}{C_{1}R_{1}(+V)}$$

$$\Delta f_{o} = f_{2} - f_{1} = \frac{2\Delta V_{c}}{C_{1}R_{1}(+V)}$$

$$\Delta V_{c} = \frac{R_{1}C_{1}\Delta f_{o}(+V)}{2} \Rightarrow (1)$$

VOLTAGE TO FREQUENCY CONVERTER:

- · With no modulating input voltage,
- Control voltage V_c = (7/8)(+V)
- If fo is the original frequency then,

$$\mathbf{f}_{0} = \frac{2\left[+V - \frac{7}{8}(V)\right]}{C_{1}R_{1}(+V)} = \frac{0.25}{C_{1}R_{1}}$$

using the value of R1 C1 from the (1)

$$\mathbf{f}_{o} = \frac{0.25}{\frac{2\Delta V_{c}}{f_{o}(+V)}}$$

VOLTAGE TO FREQUENCY CONVERTER:

$$\mathsf{K}_{\mathsf{v}} = \frac{\Delta f_o}{\Delta V_c} = \frac{f_o}{0.125(+V)}$$

$$K_{v} = \frac{8f_{o}}{(+V)}$$

- Where fo is the original frequency
- This is the required voltage to frequency conversion factor.

Voltage Regulator:

The function of a **voltage regulator** is to maintain a constant DC voltage at the output irrespective of voltage fluctuations at the input and (or) variations in the load current. In other words, voltage regulator produces a regulated DC output voltage.

Voltage regulators are also available in Integrated Circuits (IC) forms. These are called as **voltage regulator ICs**.

Types of Voltage Regulators:

There are **two types** of voltage regulators –

- Fixed voltage regulator
- Adjustable voltage regulator

Fixed voltage regulator

A **fixed voltage regulator** produces a fixed DC output voltage, which is either positive or negative. In other words, some fixed voltage regulators produce positive fixed DC voltage values, while others produce negative fixed DC voltage values.

78xx voltage regulator ICs produce positive fixed DC voltage values, whereas, 79xx voltage regulator ICs produce negative fixed DC voltage values.

There are 7 output voltage options available such as 5, 6, 8,12, 15, 18, 24 V.

These regulators are available in two types of packages

- Metal Package (TO-3 Type)
- Plastic package (TO-220 Type)


The following points are to be noted while working with **78xx** and **79xx** voltage regulator ICs

- "xx" corresponds to a two-digit number and represents the amount (magnitude) of voltage that voltage regulator IC produces.
- Both 78xx and 79xx voltage regulator ICs have **3 pins** each and the third pin is used for collecting the output from them.
- The purpose of the first and second pins of these two types of ICs is different
 - The first and second pins of **78xx** voltage regulator ICs are used for connecting the input and ground respectively.
 - The first and second pins of **79xx** voltage regulator ICs are used for connecting the ground and input respectively.

Examples

- 7805 voltage regulator IC produces a DC voltage of +5 volts.
- 7905 voltage regulator IC produces a DC voltage of -5 volts.

The following figure shows how to produce a **fixed positive voltage** at the output by using a fixed positive voltage regulator with necessary connections.



In the above figure that shows a fixed positive voltage regulator, the input capacitor C_i is used to prevent unwanted oscillations and the output capacitor, C_0 acts as a line filter to improve transient response.

C_i value is around 0.33 uF

Co value is around 1 uF

IC 723 Voltage Regulator:

The popular general purpose precision regulator is IC 723. It is a monolithic linear integrated circuit in different physical packages. The pin diagram of IC 723 Voltage Regulator along with the various packages is shown in the Fig. (a), (b) and (c).




Fig. 2.109 Available packaging for the μ A723 precision voltage regulator

Features of IC 723:

- 1. It works as voltage regulator at output voltage ranging from 2 to 37 volts at currents upto 150 mA.
- 2. It can be used at load currents greater than 150 mA with use of suitable NPN or PNP external pass transistors.
- 3. Input and output short-circuit protection is provided.
- 4. It has good line and load regulation (0.03%).
- 5. Wide variety of applications of series, shunt, switching and floating regulator.
- 6. Low temperature drift and high ripple rejection.
- 7. Low standby current drain.
- 8. Small size, lower cost.
- 9. Relative ease with which power supply can be designed.
- 10. It provides a choice of supply voltage.

Functional Block Diagram of IC 723:

The functional block diagram of IC 723 Voltage Regulator can be divided into four major blocks:

- 1. Temperature compensated voltage reference source, which is zener diode.
- 2. An op-amp circuit used as an error amplifier.
- 3. A series pass transistor capable of a 150 mA output current.
- 4. Transistor used to limit output current.

The functioning of the above blocks can be explained with the help of a simplified functional block diagram of IC 723 Voltage Regulator as shown in the Fig. 2.110.




Fig. 2.110 Functional block diagram




Fig: Pin diagram of IC 723

Temperature compensated zener diode, constant current source and reference amplifier constitutes the reference element. In order to get a fixed voltage from zener diode, the constant current source forces the zener to operate at a fixed point.

Output voltage is compared with this temperature compensated reference potential of the order of 7 volts. For this V_{ref} is connected to the non-inverting input of the error amplifier.

This error amplifier is high gain differential amplifier. It's inverting input is connected to the either whole regulated output voltage or part of that from outside. For later case a potential divider of two scaling resistors is used. Scaling resistors help in getting multiplied reference voltage or scaled up reference voltage.

Error amplifier controls the series pass transistor Q₁, which acts as variable resistor. The series pass transistor is a small power transistor having about 800 mW dissipation. The unregulated power supply source (< 36V d.c.) is connected to collector of series pass transistor.

Transistor Q_2 acts as current limiter in case of short circuit condition. It senses drop across R_{sc} placed in series with regulated output voltage externally.

The frequency compensation terminal controls the frequency response of the error amplifier. The required roll-off is obtained by connecting a small capacitor of 100 pF between frequency compensation and inverting input terminals.

The internal structure can be represented in more simplified form as shown in the Fig. 2.111.




Fig. 2.111 Simplified internal structure of IC 723

Both noninverting and inverting terminals of the error amplifier are available on outside pins of IC 723. Due to this, device becomes versatile and flexible to use. Only restriction is that internal reference voltage is 7 volts and therefore we have to use two different circuits for getting regulated outputs of below 7 volts and above 7 volts.




Fig: Low voltage regulator using IC 723

The output of low voltage regulator is given by

$$V_0 = 7.15 * (\frac{R_2}{R_1 + R_2})$$




Fig: High voltage regulator using IC 723

The output of a high voltage regulator using IC732 is given by

$$V_0 = 7.15 * (1 + \frac{R_1}{R_2})$$

Applications of IC 723 Voltage Regulator:

The various Applications of IC 723 Voltage Regulator are namely:

- Basic Low-voltage Regulator ($V_0 = 2$ to 7 volts)
- Low Voltage High Current Regulator
- Basic Positive High Voltage Regulator
- Positive High Voltage High Current Regulator
- Negative Voltage Regulator

Adjustable voltage regulator

An adjustable voltage regulator produces a DC output voltage, which can be adjusted to any other value of certain voltage range. Hence, adjustable voltage regulator is also called as a **variable voltage regulator**.


The DC output voltage value of an adjustable voltage regulator can be either positive or negative.

LM317 voltage regulator IC:

LM317 voltage regulator IC can be used for producing a desired positive fixed DC voltage value of the available voltage range.

LM317 voltage regulator IC has 3 pins. The first pin is used for adjusting the output voltage, second pin is used for collecting the output and third pin is used for connecting the input.

The adjustable pin (terminal) is provided with a variable resistor which lets the output to vary between a wide range.



The above figure shows an unregulated power supply driving a LM 317 voltage regulator IC, which is commonly used. This IC can supply a load current of 1.5A over an adjustable output range of 1.25 V to 37 V.

The voltage across the feedback resistor R1 is a constant 1.25V reference voltage, V_{ref} produced between the "output" and "adjustment" terminal. The adjustment terminal current is a constant current of 100uA. Since the reference voltage across resistor R1 is constant, a constant current i will flow through the other resistor R2, resulting in an output voltage of:

$$V_{OUT} = 1.25 \left(1 + \frac{R_2}{R_1} \right)$$

Then whatever current flows through resistor R1 also flows through resistor R2 (ignoring the very small adjustment terminal current), with the sum of the voltage drops across R1 and R2 being equal to the output voltage, Vout. The input voltage, Vin must be at least 2.5 volts greater than the required output voltage to power the regulator.

If we know the value of the required output voltage, Vout and the feedback resistor R1 is say 240 ohms, then we can calculate the value of resistor R2 from the above equation. For example, our original output voltage of 9V would give a resistive value for R2 of:

$$R1.((Vout/1.25)-1) = 240.((9/1.25)-1) = 1,488 \text{ Ohms}$$

or 1,500 Ohms (1.5 k Ω) to the nearest preferred value. In practice, resistors R1 and R2 would normally be replaced by a potentiometer so as to produce a variable voltage power supply, or by several switched preset resistances if several fixed output voltages are required.

Problem:

1. Design monostable multivibrator Using 555 timer to produce a palse width of 10 msec.

comp of somit appropriately

Sol: T = 10 msec.

T= 1.1 RC

Let us assume c= 1 UF

$$R = \frac{10 \times 10^{-3}}{1.1 \times 10^{-6}}$$

= 9KSL.

problem: * Design a Astable multivibrator to Operate, lokt z with duty cycle of 40%.

$$T = T_c + T_d$$

$$D = \frac{Tc}{T} = \frac{0.693(RA)2}{0.693(RA+R_{B})2}$$

$$D = \frac{T_C}{T} = \frac{R_A}{R_A + R_B}.$$

$$R_{B} = \frac{0.6}{0.4} R_{A}$$

$$P = \frac{1}{0.693 (RATRB)} C$$

$$R_A + 1.5 R_A = \frac{1}{0.693 (10 \times 10^3) 0.01 \times 10^6}$$