



# **Anantha Lakshmi**

## **INSTITUTE OF TECHNOLOGY AND SCIENCES**

(Approved by A.I.C.T.E, New Delhi, Accredited by NAAC and Affiliated to J.N.T.University Ananthapuramu.)

Near SK University, Itikalapalli-515 721. (V), Ananthapuramu (Dist.)

Website : [www.alits.ac.in](http://www.alits.ac.in)

### **LECTURENOTES**

**ON**

## **DIGITAL ELECTRONICS**

**B.TechIII-Isemester (R20)**

**ELECTRONICSANDCOMMUNICATIONENGINEERING**

**ANANTHALAKSHMIINSTITUTE OF  
TECHNOLOGY AND SCIENCES**

**ANANTAPUR**



## UNIT-I

### DIGITAL FUNDAMENTALS

#### NUMBERSYSTEMS&CODES

- Philosophyofnumbersystems
- Complementrepresentationofnegativenumbers
- Binaryarithmetic
- Binarycodes
- Errordetecting&errorcorrectingcodes:Hammingcodes

#### HISTORYOFTHENUMERALSYSTEMS:

A **numeral system** (or **system of numeration**) is a linguistic system and mathematical notation for representing numbers of a given set by symbols in a consistent manner. For example, It allows the numeral "11" to be interpreted as the binary numeral for *three*, the decimal numeral for *eleven*, or other numbers in different bases. Ideally, a numeral system will:

- Representausefulsetofnumbers(e.g.allwholenumbers,integers,orrealnumbers)
- Giveeverynumberrepresentedauuniquerepresentation(or atleast        astandardrepresentation)
  - Reflect the algebraic and arithmetic structure of the numbers.

For example, the usual decimal representation of whole numbers gives every whole number a unique representationasafinitesequenceofdigits,withtheoperationsof arithmetic(addition,subtraction,multiplicationanddivision)beingpresentasthestandardalgorithmsof arithmetic.However,when decimal representation is used for the rational or real numbers, the representation is no longer unique: many rational numbers have two numerals, a standard one that terminates, such as 2.31, andanotherthatrecurs,suchas2.309999999Numeralswhichterminatehavenonon-zero digits after a given

position. For example,numerals like **2.31 and 2.310 are taken** to be the same, except in the experimental sciences, where greater precision is denoted by the trailing zero.

The most commonly used system of numerals is known as Hindu-Arabic numerals.Great Indian mathematicians Aryabhatta of Kusumapura (5th Century) developed the place value notation.

Brahmagupta(6thCentury) introducedthesymbolzero.

## **BINARY**

The ancient Indian writer Pingala developed advanced mathematical concepts for describing prosody, and in doing so presented the first known description of a binary numeral system. A full set of 8 trigrams and 64 hexagrams, analogous to the 3-bit and 6-bit binary numerals, were known to the ancient Chinese in the classic text *I Ching*. An arrangement of the hexagrams of the *I Ching*, ordered according to the values of the corresponding binary numbers (from 0 to 63), and a method for generating the same, was developed by the Chinese scholar and philosopher Shao Yong in the 11th century.

In 1854, British mathematician George Boole published a landmark paper detailing an algebraic system of logic that would become known as Boolean algebra. His logical calculus was to become instrumental in the design of digital electronic circuitry. In 1937, Claude Shannon produced his master's thesis at MIT that implemented Boolean algebra and binary arithmetic using electronic relays and switches for the first time in history. Entitled *A Symbolic Analysis of Relay and Switching Circuits*, Shannon's thesis essentially founded practical digital circuit design.

### **Binary codes**

Binary codes are codes which are represented in binary system with modification from the original ones.

- Weighted Binary codes
- Non Weighted Codes

Weighted binary codes are those which obey the positional weighting principles, each position of the number represents a specific weight. The binary counting sequence is an example.

Decimal	BCD 8421	Excess-3	84-2-1	2421	5211	Bi-Quinary 5043210			5	0	4	3	2	1	0
0	0000	0011	0000	0000	0000	0100001		0		X					X
1	0001	0100	0111	0001	0001	0100010		1		X				X	
2	0010	0101	0110	0010	0011	0100100		2		X			X		
3	0011	0110	0101	0011	0101	0101000		3		X		X			
4	0100	0111	0100	0100	0111	0110000		4		X	X				
5	0101	1000	1011	1011	1000	1000001		5	X						X
6	0110	1001	1010	1100	1010	1000010		6	X					X	
7	0111	1010	1001	1101	1100	1000100		7	X				X		
8	1000	1011	1000	1110	1110	1001000		8	X			X			
9	1001	1111	1111	1111	1111	1010000		9	X		X				

### Reflective Code

A code is said to be reflective when code for 9 is complement for the code for 0, and so is for 8 and 1 codes, 7 and 2, 6 and 3, 5 and 4. Codes 2421, 5211, and excess-3 are reflective, whereas the 8421 code is not.

## Sequential Codes

A code is said to be sequential when two subsequent codes, seen as numbers in binary

representation, differ by one. This greatly aids mathematical manipulation of data. The 8421 and Excess-3 codes are sequential, whereas the 2421 and 5211 codes are not.

## Nonweighted codes

Non weighted codes are codes that are not positionally weighted. That is, each position within the binary number is not assigned a fixed value. Ex: Excess-3 code

## Excess-3 Code

Excess-3 is a non weighted code used to express decimal numbers. The code derives its name from the fact that each binary code is the corresponding 8421 code plus 0011(3).

## Gray Code

The gray code belongs to a class of codes called minimum change codes, in which only one bit in the code changes when moving from one code to the next. The Gray code is non-weighted code, as the position of bit does not contain any weight. The gray code is a reflective digital code which has the special property that any two subsequent numbers codes differ by only one bit. This is also called a unit distance code. In digital Gray code has got a special place.

Decimal Number	Binary Code	Gray Code	Decimal Number	Binary Code	Gray Code
0	0000	0000	8	1000	1100
1	0001	0001	9	1001	1101
2	0010	0011	10	1010	1111
3	0011	0010	11	1011	1110
4	0100	0110	12	1100	1010
5	0101	0111	13	1101	1011
6	0110	0101	14	1110	1001
7	0111	0100	15	1111	1000

## Binary to Gray Conversion

- Gray Code MSB is binary code MSB.
- Gray Code MSB-1 is the XOR of binary code MSB and MSB-1.
- MSB-2 bit of gray code is XOR of MSB-1 and MSB-2 bit of binary code.
- MSB-N bit of gray code is XOR of MSB-N-1 and MSB-N bit of binary code.

## Error detection codes

### 1) Parity bits

A **parity bit** is a bit that is added to a group of source bits to ensure that the number of set bits (i.e., bits with value 1) in the outcome is even or odd. It is a very simple scheme that can be used to detect single or any other odd number (i.e., three, five, etc.) of errors in the output. An even number of flipped bits will make the parity bit appear correct even though the data is erroneous.

### 2) Checksums

A **checksum** of a message is a modular arithmetic sum of message code words of a fixed word length (e.g., byte values). The sum may be negated by means of a one's-complement prior to transmission to detect errors resulting in all-zero messages. Checksum schemes include parity bits, check digits, and longitudinal redundancy checks. Some checksum schemes, such as the Luhn algorithm and the Verhoeff algorithm, are specifically designed to detect errors commonly introduced by humans in writing down or remembering identification numbers.

### 3) Cyclic redundancy checks (CRCs)

A **cyclic redundancy check (CRC)** is a single-burst-error-detecting cyclic code and non-secure hash function designed to detect accidental changes to digital data in computer networks. It is characterized by specification of a so-called *generator polynomial*, which is used as the divisor in a polynomial long division over a finite field, taking the input data as the dividend, and where the remainder becomes the result. Cyclic codes have favorable properties in that they are well suited for detecting burst errors. CRCs are particularly easy to implement in hardware, and are therefore commonly used in digital networks and storage devices such as hard disk drives. Even parity is a special case of a cyclic redundancy check, where the single-bit CRC is generated by the divisor  $x+1$ .

## NUMBER BASE CONVERSIONS

Any number in one base system can be converted into another base system Types

- 1) decimal to any base
- 2) Any base to decimal
- 3) Any base to Any base

**Decimal number:**  $123.45 = 1 \cdot 10^2 + 2 \cdot 10^1 + 3 \cdot 10^0 + 4 \cdot 10^{-1} + 5 \cdot 10^{-2}$  •

**Base  $b$  number:**  $N = a_{q-1}b^{q-1} + \dots + a_qb^0 + \dots + a_pb^{-p}$

$b > 1, \quad 0 \leq a_i \leq b-1$

**Integer part:**  $a_{q-1}a_{q-2} \dots a_0$

**Fractional part:**  $a_{-1}a_{-2} \dots a_{-p}$  •

**Most significant digit:**  $a_{q-1} \dots$

**Least significant digit:**  $a_{-p}$

**Binary number ( $b=2$ ):**  $1101.01 = 1 \cdot 2^3 + 1 \cdot 2^2 + 0 \cdot 2^1 + 1 \cdot 2^0 + 0 \cdot 2^{-1} + 1 \cdot 2^{-2}$

**Representing number  $N$  in base  $b$ :**  $(N)_b$  • • • • •

**Complement of digit  $a$ :**  $a' = (b-1)-a$

**Decimal system:** 9's complement of 3 =  $9-3 = 6$

**Binary system:** 1's complement of 1 =  $1-1 = 0$

**Fractional number:**

$$(N)_{b_1} = a_{-1}b_2^{-1} + a_{-2}b_2^{-2} + \dots + a_{-p}b_2^{-p}$$

$$b_2 \cdot (N)_{b_1} = a_{-1} + a_{-2}b_2^{-1} + \dots + a_{-p}b_2^{-p+1}$$

**Example: Convert  $(0.3125)_{10}$  to base 8**

$0.3125 \cdot 8 = 2.5000$  hence  $a_1 = 2$

$0.5000 \cdot 8 = 4.0000$  hence  $a_2 = 4$

Thus,  $(0.3125)_{10} = (0.24)_8$



## DecimalToBinary

**Example: Convert  $(432.354)_{10}$  to binary**

$Q_i$	$r_i$			
216	$0 = a_0$	0.354	$2 = 0.708$	hence $a_{-1} = 0$
108	$0 = a_1$	0.708	$2 = 1.416$	hence $a_{-2} = 1$
54	$0 = a_2$	0.416	$2 = 0.832$	hence $a_{-3} = 0$
27	$0 = a_3$	0.832	$2 = 1.664$	hence $a_{-4} = 1$
13	$1 = a_4$	0.664	$2 = 1.328$	hence $a_{-5} = 1$
6	$1 = a_5$	0.328	$2 = 0.656$	hence $a_{-6} = 0$
3	$0 = a_6$	.		$a_{-7} = 1$
1	$1 = a_7$			etc.
	$1 = a_8$			

Thus,  $(432.354)_{10} = (110110000.0101101...)_{2}$

## OctalToBinary

**Example: Convert  $(123.4)_8$  to binary**

$$(123.4)_8 = (001\ 010\ 011.100)_2$$

**Example: Convert  $(1010110.0101)_2$  to octal**

$$(1010110.0101)_2 = (001\ 010\ 110.010\ 100)_2 = (126.24)_8$$

## ErrorDetectionandCorrectionCodes

- No communication channel or storage device is completely error-free
- As the number of bits per area or the transmission rate increases, more errors occur.
- Impossible to detect or correct 100% of the errors

## Hamming Codes

1. One of the most effective codes for error-recovery
2. Used in situations where random errors are likely to occur
3. Error detection and correction increases in proportion to the number of parity bits (error-checking bits) added to the end of the information bits  
codeword = information bits + parity bits

Hamming distance: the number of bit positions in which two codewords differ.

10001001

10110001

\* \* \*

Minimum Hamming distance or  $D(\min)$ : determines its error detecting and correcting capability.

4. Hamming codes can always detect  $D(\min) - 1$  errors, but can only correct half of those errors.

EX.	Data	Parity	Code
	<u>Bits</u>	<u>Bit</u>	<u>Word</u>
	00	0	000
	01	1	011
	10	1	101
	11	0	110

000*	100
001*	101*
010	110*
011*	111

5. Single parity bit can only detect error, not correct it
6. Error-correcting codes require more than a single

parity bit EX. 0 0 0 0 0

0 1 0 1 1

1 0 1 1 0

1 1 1 0 1

Minimum Hamming distance = 3

Can detect up to 2 errors and correct 1 error

Cyclic Redundancy Check

1. Let the information byte  $F = 1001011$
2. The sender and receiver agree on an arbitrary binary pattern  $P$ . Let  $P = 1011$ .
3. Shift  $F$  to the left by 1 less than the number of bits in  $P$ . Now,  $F = 1001011000$ .
4. Let  $F$  be the dividend and  $P$  be the divisor. Perform "modulo 2 division".
5. After performing the division, we ignore the quotient. We got 100 for the remainder, which becomes the actual CRC checksum.
6. Add the remainder to  $F$ , giving the message  $M$ :  $1001011 + 100 =$

$M$  is decoded and checked by the message receiver using the reverse process.

```

      1010100
1011 | 1001011100
      1011
      001001
        1001
        0010
        001011
          1011
          0000

```

← Remainder

$1001011100 = M$

## BOOLEAN ALGEBRA AND THEOREMS

- Fundamental postulates of Boolean algebra
- Basic theorems and properties
- Switching functions
- Canonical and Standard forms
- Algebraic simplification of digital logic gates, properties of XOR gates
- Universal gates
- Multilevel NAND/NOR realizations

**Boolean Algebra:** Boolean algebra, like any other deductive mathematical system, may be defined with a set of elements, a set of operators, and a number of unproved axioms or postulates. A *set* of elements is any collection of objects having a common property. If  $S$  is a set and  $x$  and  $y$  are certain objects, then  $x \in S$  denotes that  $x$  is a member of the set  $S$ , and  $y \notin S$  denotes that  $y$  is not an element of  $S$ . A set with a denumerable number of elements is specified by braces:  $A = \{1, 2, 3, 4\}$ , i.e. the elements of set  $A$  are the numbers 1, 2, 3, and 4. A *binary operator* defined on a set  $S$  of elements is a rule that assigns to each pair of elements from  $S$  a unique element from  $S$ . Example: In  $a * b = c$ , we say that  $*$  is a binary operator if it specifies a rule for finding  $c$  from the pair  $(a, b)$  and also if  $a, b, c \in S$ .

**CLOSURE:** The Boolean system is *closed* with respect to a binary operator if for every pair of Boolean values, it produces a Boolean result. For example, logical AND is closed in the Boolean system because it accepts only Boolean operands and produces only Boolean results.

A set  $S$  is closed with respect to a binary operator if, for every pair of elements of  $S$ , the binary operator specifies a rule for obtaining a unique element of  $S$ .

For example, the set of natural numbers  $N = \{1, 2, 3, 4, \dots, 9\}$  is closed with respect to the binary operator plus (+) by the rule of arithmetic addition, since for any  $a, b \in N$  we obtain a unique  $c \in N$  by the operation  $a + b = c$ .

### ASSOCIATIVE LAW:

A binary operator  $*$  on a set  $S$  is said to be associative whenever  $(x * y) * z = x * (y * z)$  for all  $x, y, z \in S$ , for all Boolean values  $x, y$  and  $z$ .

### COMMUTATIVE LAW:

A binary operator  $*$  on a set  $S$  is said to be commutative whenever  $x * y = y * x$  for all  $x, y, z \in S$

### IDENTITY ELEMENT:

A set  $S$  is said to have an identity element with respect to a binary operation  $*$  on  $S$  if there exists an element  $e \in S$  with the property  $e * x = x * e = x$  for every  $x \in S$

### BASIC IDENTITIES OF BOOLEAN ALGEBRA

• *Postulate 1 (Definition):* A Boolean algebra is a closed algebraic system containing a set  $K$  of two or more elements and the two operators  $\cdot$  and  $+$  which refer to logical AND and logical OR

OR  $x + 0 = x$

- $x \cdot 0 = 0$
- $x + 1 = 1$
- $x \cdot 1 = x$
- $x + x = x$
- $x \cdot x = x$
- $x + x' = 1$
- $x \cdot x' = 0$
- $x + y = y + x$
- $xy = yx$
- $x + (y + z) = (x + y) + z$
- $x(yz) = (xy)z$
- $x(y + z) = xy + xz$
- $x + yz = (x + y)(x + z)$
- $(x + y)' = x'y'$
- $(xy)' = x' + y'$
- $(x')' = x$

## DeMorgan's Theorem

(a)  $(a+b)' = a'b'$

(b)  $(ab)' = a' + b'$

Generalized DeMorgan's

Theorem (a)  $(a+b+\dots+z)'$




$= a'b' \dots z'$

(b)  $(a \cdot b \cdot \dots \cdot z)' = a' + b' + \dots + z'$




## LOGIC GATES

Formal logic: In formal logic, a statement (proposition) is a declarative sentence that is either true (1) or false (0). It is easier to communicate with computers using formal logic.

- Boolean variable: Takes only two values—either true (1) or false (0). They are used as basic units of formal logic.
- Boolean algebra: Deals with binary variables and logic operations operating on those variables.
- Logic diagram: Composed of graphic symbols for logic gates. A simple circuit sketch that represents inputs and outputs of Boolean functions.

Name	Graphic symbol	Algebraic function	Truth table															
Inverter	A  x	$x = A'$	<table> <tr><th>A</th><th>x</th></tr> <tr><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td></tr> </table>	A	x	0	1	1	0									
A	x																	
0	1																	
1	0																	
AND	A  B x	$x = AB$	<table> <tr><th>A</th><th>B</th><th>x</th></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table> <p>True if both are true.</p>	A	B	x	0	0	0	0	1	0	1	0	0	1	1	1
A	B	x																
0	0	0																
0	1	0																
1	0	0																
1	1	1																
OR	A  B x	$x = A + B$	<table> <tr><th>A</th><th>B</th><th>x</th></tr> <tr><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td></tr> </table> <p>True if either one is true.</p>	A	B	x	0	0	0	0	1	1	1	0	1	1	1	1
A	B	x																
0	0	0																
0	1	1																
1	0	1																
1	1	1																

- Other common gates include:

Name	Graphic symbol	Algebraic function	Truth table															
Exclusive-OR (XOR)		$x = A \oplus B$ $= A'B + AB'$	<table><tr><th>A</th><th>B</th><th>x</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	x	0	0	0	0	1	1	1	0	1	1	1	0
A	B	x																
0	0	0																
0	1	1																
1	0	1																
1	1	0																
NAND		$x = (AB)'$	<table><tr><th>A</th><th>B</th><th>x</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	x	0	0	1	0	1	1	1	0	1	1	1	0
A	B	x																
0	0	1																
0	1	1																
1	0	1																
1	1	0																
NOR		$x = A + B$	<table><tr><th>A</th><th>B</th><th>x</th></tr><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></table>	A	B	x	0	0	1	0	1	0	1	0	0	1	1	0
A	B	x																
0	0	1																
0	1	0																
1	0	0																
1	1	0																

Parity check: True if only one is true.

Inversion of AND.


Inversion of OR.

Minimization of switching functions is to obtain logic circuits with least circuit complexity. This goal is very difficult since how a minimal function relates to the implementation technology is important. For example, If we are building a logic circuit that uses discrete logic made of small scale Integration ICs(SSIs) like 7400 series, inwhich basic buildingblockareconstructed and are availableforuse. ThegoalofminimizationwouldbetoreducethenumberofICsandnotthelogic gates.Forexample,Ifwerequiretwo6andgatesand5Orgates,wewouldrequire2ANDICs(each has 4 AND gates) and one OR IC. (4 gates). On the other hand if the same logic could be implemented with only 10 nand gates, we require only 3 ICs. Similarly when we design logic on Programmable device, we may implement the design with certain number of gates and remaining gates may not be used.

Whateverymaybethe criteriaof minimization wewould beguided bythefollowing:

- Booleanalgebrahelpsussimplifyexpressionsandcircuits
- KarnaughMap:AgraphicaltechniqueforsimplifyingaBooleanexpressionintoeitherform:
  - minimal sum of products (MSP)
  - minimal product of sums (MPS)
- Goalofthesimplification.


- There are a minimal number of product/sum terms of Each term has a minimal number of literals
- Circuit-wise, this leads to a *minimal* two-level implementation



- A two-variable function has four possible minterms. We can rearrange these minterms into a Karnaugh map



x	Y	Minterm
0	0	$x'y'$
0	1	$x'y$
1	0	$xy'$
1	1	$xy$



	0	1
0	$x'y'$	$x'y$
1	$xy'$	$xy$

- Now we can easily see which minterms contain common literals
  - Minterms on the left and right sides contain  $y'$  and  $y$  respectively
  - Minterms in the top and bottom rows contain  $x'$  and  $x$  respectively

		Y	
		0	1
X	0	$x'y'$	$x'y$
	1	$xy'$	$xy$

	$y'$	$y$
$x'$	$x'y'$	$x'y$
$x$	$xy'$	$xy$

### K-map Simplification

- Imagine a two-variable sum of minterms  $x'y' + x'y$
- Both of these minterms appear in the top row of a Karnaugh map, which means that they both contain the literal  $x'$

		y
	$x'y'$	$x'y$
x	$xy'$	$xy$

- What happens if you simplify this expression using Boolean algebra?
- $x'y' + x'y = x'(y' + y)$  [Distributive]

$$= x' + 1 \quad [y + y' = 1]$$

$$= x' \quad [x + 1 = x]$$

### A Three-Variable Karnaugh Map

- For a three-variable expression with inputs  $x, y, z$ , the arrangement of minterms is more tricky:

		YZ			
		00	01	11	10
X	0	$x'y'z'$	$x'y'z$	$x'yz$	$x'yz'$
	1	$xy'z'$	$xy'z$	$xyz$	$xyz'$

		YZ			
		00	01	11	10
X	0	$m_0$	$m_1$	$m_3$	$m_2$
	1	$m_4$	$m_5$	$m_7$	$m_6$

- Another way to label the K-map (use whichever you like):

		Y			
		$x'y'z'$	$x'y'z$	$x'yz$	$x'yz'$
X		$x'y'z'$	$x'y'z$	$xyz$	$xyz'$
	Z				

		Y			
		$m_0$	$m_1$	$m_3$	$m_2$
X		$m_4$	$m_5$	$m_7$	$m_6$
	Z				

- With this ordering, any group of 2, 4 or 8 adjacent squares on the map contains common literals that can be factored out

		Y			
		$x'y'z'$	$x'y'z$	$x'yz$	$x'yz'$
X		$x'y'z'$	$x'y'z$	$xyz$	$xyz'$
	Z				

$$\begin{aligned}
 & x'y'z + x'yz \\
 &= x'z(y' + y) \\
 &= x'z \cdot 1 \\
 &= x'z
 \end{aligned}$$

- "Adjacency" includes wrapping around the left and right sides:


		Y			
		$x'y'z'$	$x'y'z$	$x'yz$	$x'yz'$
X		$x'y'z'$	$x'y'z$	$xyz$	$xyz'$
	Z				

$$\begin{aligned}
 & x'y'z' + x'y'z + x'yz' + xyz' \\
 &= z'(x'y' + x'y' + x'y + xy) \\
 &= z'(y'(x' + x) + y(x' + x)) \\
 &= z'(y' + y) \\
 &= z'
 \end{aligned}$$

- We'll use this property of adjacent squares to do our simplifications.

## K-mapsFromTruthTables

- We can fill in the K-map directly from a truth table
  - The output in row  $i$  of the table goes into square  $m_i$  of the K-map
  - Remember that the rightmost columns of the K-map are "switched"



## ReadingtheMSPfromtheK-map

- You can find the minimal SoP expression
  - Each rectangle corresponds to one product term
  - The product is determined by finding the common literals in that rectangle

The diagram illustrates the simplification of the Boolean expression  $x'yz' + x'yz + xyz + xyz'$  using a Karnaugh map. The top map shows the original expression with two prime implicants highlighted: a vertical one (x'z) and a horizontal one (xy). The bottom map shows the simplified expression with the same prime implicants highlighted, and the final simplified expression  $x'z + xy$  is shown below.

$$F(x,y,z) = y'z + xy$$

## Grouping the Minterms Together

- The most difficult step is grouping together all the 1s in the K-map
  - Make **rectangles** around groups of one, two, four or eight 1s
  - All of the 1s in the map should be included in at least one rectangle
  - Do *not* include any of the 0s
  - Each group corresponds to one product term

			Y	
	0	1	0	0
X	0	1	1	1
		Z		

## K-map Simplification of SOP Expressions

- Let's consider simplifying  $f(x,y,z) = xy + y'z + xz$
- You should convert the expression into a sum of minterms form,
  - The easiest way to do this is to make a truth table for the function, and then read off the minterms
  - You can either write out the literals or use the minterm shorthand
- Here is the truth table and sum of minterms for our example:

x	y	z	f(x,y,z)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$\begin{aligned}
 f(x,y,z) &= x'y'z + xy'z + xyz' + xyz \\
 &= m_1 + m_5 + m_6 + m_7
 \end{aligned}$$

## Unsimplifying Expressions


- You can also convert the expression to a sum of minterms with Boolean algebra
  - Apply the distributive law in reverse to add in missing variables.
  - Very few people actually do this, but it's occasionally useful.

$$\begin{aligned}xy + y'z + xz &= (xy \cdot 1) + (y'z \cdot 1) + (xz \cdot 1) \\&= (xy \cdot (z' + z)) + (y'z \cdot (x' + x)) + (xz \cdot (y' + y)) \\&= (xyz' + xyz) + (x'y'z + xy'z) + (xy'z + xyz) \\&= xyz' + xyz + x'y'z + xy'z \\&= m_1 + m_5 + m_6 + m_7\end{aligned}$$


- In both cases, we're actually "unsimplifying" our example expression
  - The resulting expression is larger than the original one!
  - But having all the individual minterms makes it easy to combine them together with the K-map

## Four-variable K-maps-f(W,X,Y,Z)

- We can do four-variable expressions too!
  - The minterms in the third and fourth columns, *and* in the third and fourth rows, are switched around.
  - Again, this ensures that adjacent squares have common literals



- Grouping minterms is similar to the three-variable case, but:
  - You can have rectangular groups of 1, 2, 4, 8 or 16 minterms
  - You can wrap around *all four* sides



		Y				
		w'x'y'z'	w'x'y'z	w'x'yz	w'xyz'	X
		w'xy'z'	w'xy'z	w'xyz	w'xyz'	
		wxy'z'	wxy'z	wxyz	wxyz'	
		wxy'z'	wxy'z	wx'yz	wx'yz'	
W						
		Z				

		Y				
		m <sub>0</sub>	m <sub>1</sub>	m <sub>3</sub>	m <sub>2</sub>	X
		m <sub>4</sub>	m <sub>5</sub>	m <sub>7</sub>	m <sub>6</sub>	
		m <sub>12</sub>	m <sub>13</sub>	m <sub>15</sub>	m <sub>14</sub>	
		m <sub>8</sub>	m <sub>9</sub>	m <sub>11</sub>	m <sub>10</sub>	
W						
		Z				



### Simplify $m_0 + m_2 + m_5 + m_8 + m_{10} + m_{13}$

- The expression is already a sum of minterms, so here's the K-map:

				Y	
	1	0	0	1	
	0	1	0	0	X
W	0	1	0	0	
	1	0	0	1	
				Z	

				Y	
	$m_0$	$m_1$	$m_3$	$m_2$	
	$m_4$	$m_5$	$m_7$	$m_6$	X
W	$m_{12}$	$m_{13}$	$m_{15}$	$m_{14}$	
	$m_8$	$m_9$	$m_{11}$	$m_{10}$	
				Z	

- We can make the following groups, resulting in the MSP  $x'z' + xy'z$

				Y	
	1	0	0	1	
	0	1	0	0	X
W	0	1	0	0	
	1	0	0	1	
				Z	

				Y	
	$w'x'y'z'$	$w'x'y'z$	$w'x'yz$	$w'x'yz'$	
	$w'xy'z'$	$w'xy'z$	$w'xyz$	$w'xyz'$	X
W	$wxy'z'$	$wxy'z$	$wxyz$	$wxyz'$	
	$wx'y'z'$	$wx'y'z$	$wx'yz$	$wx'yz'$	
				Z	

### PoS Optimization

- Maxterms are grouped to find minimal PoS expression

				yz	
		00	01	11	10
x	0	$x+y+z$	$x+y+z'$	$x+y'+z'$	$x+y'+z$
	1	$x'+y+z$	$x'+y+z'$	$x'+y'+z'$	$x'+y'+z$



- $F(W,X,Y,Z) = \prod M(0,1,2,4,5)$

		00	01	yz	11	10
x	0	$x+y+z$	$x+y+z'$		$x+y'+z'$	$x+y'+z$
	1	$x'+y+z$	$x'+y+z'$		$x'+y'+z'$	$x'+y'+z$

$$F(W,X,Y,Z) = Y \cdot (X + Z)$$

		00	01	yz	11	10
x	0	0	0		1	0
	1	0	0		1	1

### PoSOptimizationfromSoP

$$F(W,X,Y,Z) = \sum m(0,1,2,5,8,9,10)$$

$$= \prod M(3,4,6,7,11,12,13,14,15)$$

		YZ					
		00	01	11	10		
WX	00			0		X	
	01	0		0	0		
	11	0	0	0	0		
	10			0			
							Z

$$F(W,X,Y,Z) = (W' + X')(Y' + Z')(X' + Z)$$


Or,

$$F(W,X,Y,Z) = X'Y' + X'Z' + W'Y'Z$$

Which one is the minimal one?

## SoPOptimizationfromPoS

$$F(W,X,Y,Z) = \prod M(0,2,3,4,5,6) \\ = \sum m(1,7,8,9,10,11,12,13,14,15)$$



$$F(W,X,Y,Z) = W + XYZ + X'Y'Z$$

## Don'tcare

- You don't always need all  $2^n$  input combinations in an n-variable function
  - If you can guarantee that certain input combinations never occur
  - If some outputs aren't used in the rest of the circuit
- We mark don't-care outputs in truth tables and K-maps with Xs.

x	y	z	f(x,y,z)
0	0	0	0
0	0	1	1
0	1	0	X
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	X
1	1	1	1

- Within a K-map, each X can be considered as either 0 or 1. You should pick the interpretation that allows for the most simplification.

- Find a MSP for

$$f(w,x,y,z) = \sum m(0,2,4,5,8,14,15), d(w,x,y,z) = \sum m(7,10,13)$$

This notation means that input combinations  $wxyz = 0111, 1010$  and  $1101$  (corresponding to minterms  $m_7, m_{10}$  and  $m_{13}$ ) are unused.

		y			
		1	0	0	1
		1	1	x	0
w	0	x	1	1	x
	1	0	0	x	
		z			

### K-map Summary


- K-maps are an alternative to algebra for simplifying expressions
  - The result is a MSP/MPS, which leads to a minimal two-level circuit
  - It's easy to handle don't-care conditions
  - K-maps are really only good for manual simplification of small expressions...
  - Things to keep in mind:
    - Remember the correct order of minterms/maxterms on the K-map
    - When grouping, you can wrap around all sides of the K-map, and your groups can overlap
    - Make as few rectangles as possible, but make each of them as large as possible. This leads to fewer, but simpler, product terms
    - There may be more than one valid solution

## UNIT-II

### COMBINATIONAL CIRCUITS

#### Combinational Logic

- Logic circuits for digital systems may be combinational or sequential.
- A combinational circuit consists of input variables, logic gates, and output variables.



For  $n$  input variables, there are  $2^n$  possible combinations of binary input variables. For each possible input combination, there is one and only one possible output combination. A combinational circuit can be described by  $m$  Boolean functions, one for each output variable. Usually, the inputs come from flip-flops and outputs go to flip-flops.

#### Design Procedure:

1. The problem is stated.
2. The number of available input variables and required output variables is determined.
3. The input and output variables are assigned letter symbols.
4. The truth table that defines the required relationship between inputs and outputs is derived.
5. The simplified Boolean function for each output is obtained.
6. The logic diagram is drawn.

#### Adders:

Digital computers perform a variety of information processing tasks, the one is arithmetic operations. And the most basic arithmetic operation is the addition of two binary digits. i.e., 4 basic possible operations are:

$$0+0=0, 0+1=1, 1+0=1, 1+1=10$$


The first three operations produce a sum whose length is one digit, but when a augend and addend bits are equal to 1, the binary sum consists of two digits. The higher significant bit of this result is

called a carry. A combinational circuit that performs the addition of two bits is called a half-adder. One that performs the addition of 3 bits (two significant bits & previous carry) is called a full adder. & 2 half adder can employ as a full-adder.

**The Half Adder:** A Half Adder is a combinational circuit with two binary inputs (augends and addend bits) and two binary outputs (sum and carry bits.) It adds the two inputs (A and B) and produces the sum (S) and the carry (C) bits. It is an arithmetic operation of addition of two single bit words.

Inputs		Outputs	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

(a) Truth table




(b) Block diagram

The Sum (S) bit and the carry (C) bit, according to the rules of binary addition, the sum (S) is the X-OR of A and B (It represents the LSB of the sum). Therefore,

$$S = A'B + AB'$$

The carry (C) is the AND of A and B (it is 0 unless both the inputs are 1). Therefore,  $C = AB$


A half-adder can be realized by using one X-OR gate and one AND gate.



Logic diagrams of half-adder

## NANDLOGIC:


$$\begin{aligned}
 S &= A\bar{B} + \bar{A}B = A\bar{B} + A\bar{A} + \bar{A}B + B\bar{B} \\
 &= A(\bar{A} + \bar{B}) + B(\bar{A} + \bar{B}) \\
 &= A \cdot \bar{A}B + B \cdot \bar{A}B \\
 &= \overline{A \cdot \bar{A}B \cdot B \cdot \bar{A}B} \\
 C &= AB = \overline{\bar{A}\bar{B}}
 \end{aligned}$$



Logic diagram of a half-adder using only 2-input NAND gates.

## NORLogic:

$$\begin{aligned}
 S &= A\bar{B} + \bar{A}B = A\bar{B} + A\bar{A} + \bar{A}B + B\bar{B} \\
 &= A(\bar{A} + \bar{B}) + B(\bar{A} + \bar{B}) \\
 &= (A + B)(\bar{A} + \bar{B}) \\
 &= \overline{A + B + \bar{A} + \bar{B}} \\
 C &= AB = \overline{\bar{A}\bar{B}} = \overline{A + B}
 \end{aligned}$$



Logic diagram of a half-adder using only 2-input NOR gates.

## The Full Adder:


A Full-adder is a combinational circuit that adds two bits and a carry and outputs a sum bit and a carry bit. To add two binary numbers, each having two or more bits, the LSBs can be added by using a half-adder. The carry resulted from the addition of the LSBs is carried over to the next significant column and added to the two bits in that column. So, in the second and higher columns, the two data bits of that column and the carry bit generated from the addition in the previous column need to be added.

The full-adder adds the bits A and B and the carry from the previous column called the carry-in  $C_{in}$  and outputs the sum bit S and the carry bit called the carry-out  $C_{out}$ . The variable S gives the value of the least significant bit of the sum. The variable  $C_{out}$  gives the output carry. The

eight rows under the input variables designate all possible combinations of 1s and 0s that these variables may have. The 1s and 0s for the output variables are determined from the arithmetic sum of the input bits. When all the bits are 0s, the output is 0. The S output is equal to 1 when only 1 input is equal to 1 or when all the inputs are equal to 1. The Cout has a carry of 1 if two or three inputs are equal to 1.

Inputs			Sum	Carry
A	B	C <sub>in</sub>	S	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

(a) Truth table



(b) Block diagram

Full-adder.

From the truth table, a circuit that will produce the correct sum and carry bits in response to every possible combination of A, B and C<sub>in</sub> is described by

$$S = \overline{A}\overline{B}C_{in} + \overline{A}B\overline{C}_{in} + A\overline{B}\overline{C}_{in} + \overline{A}B\overline{C}_{in}$$


$$C_{out} = \overline{A}BC_{in} + A\overline{B}C_{in} + ABC_{in} + \overline{A}BC_{in}$$

and

$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = AC_{in} + BC_{in} + AB$$

The sum term of the full-adder is the X-OR of A, B, and C<sub>in</sub>, i.e., the sum bit the modulo sum of the data bits in that column and the carry from the previous column. The logic diagram of the full-adder using two X-OR gates and two AND gates (i.e., Two half adders) and one OR gate is



Logic diagram of a full-adder using two half-adders.

The block diagram of a full-adder using two half-adders is



Block diagram of a full-adder using two half-adders.

Even though a full-adder can be constructed using two half-adders, the disadvantage is that the bits must propagate through several gates in accession, which makes the total propagation delay greater than that of the full-adder circuit using AOI logic.

The Full-adder neither can also be realized using universal logic, i.e., either only NAND gates or only NOR gates as


$$A \oplus B = \overline{\overline{A \cdot AB} \cdot \overline{B \cdot AB}}$$

Then


$$S = A \oplus B \oplus C_{in} = \overline{\overline{(A \oplus B) \cdot (A \oplus B)C_{in}} \cdot \overline{C_{in} \cdot (A \oplus B)C_{in}}}$$

NAND Logic:

$$C_{out} = C_{in}(A \oplus B) + AB = \overline{\overline{C_{in}(A \oplus B)} \cdot \overline{AB}}$$



Sum and carry bits of a full-adder using AOI logic.



Logic diagram of a full-adder using only 2-input NAND gates.

NOR Logic:




Then

$$A \oplus B = \overline{\overline{A + B} + \overline{A} + \overline{B}}$$

$$S = A \oplus B \oplus C_{in} = \overline{\overline{(A \oplus B) + C_{in}} + \overline{(A \oplus B) + C_{in}}}$$

$$C_{out} = AB + C_{in}(A \oplus B) = \overline{\overline{A} + \overline{B} + \overline{C_{in}} + A \oplus B}$$



Logic diagram of a full-adder using only 2-input NOR gates.

## Subtractors:

The subtraction of two binary numbers may be accomplished by taking the complement of the subtrahend and adding it to the minuend. By this, the subtraction operation becomes an addition operation and instead of having a separate circuit for subtraction, the adder itself can be used to perform subtraction. This results in reduction of hardware. In subtraction, each subtrahend bit of the number is subtracted from its corresponding significant minuend bit to form a difference bit. If the minuend bit is smaller than the subtrahend bit, a 1 is borrowed from the next significant position., that has been borrowed must be conveyed to the next higher pair of bits by means of a signal coming out (output) of a given stage and going into (input) the next higher stage.


## The Half-Subtractor:

A Half-subtractor is a combinational circuit that subtracts one bit from the other and produces the difference. It also has an output to specify if a 1 has been borrowed. . It is used to subtract the LSB of the subtrahend from the LSB of the minuend when one binary number is subtracted from the other.

A Half-subtractor is a combinational circuit with two inputs A and B and two outputs d and b. d indicates the difference and b is the output signal generated that informs the next stage that a 1 has been borrowed. When a bit B is subtracted from another bit A, a difference bit (d) and a borrow bit (b) result according to the rules given as

Inputs		Outputs	
A	B	d	b
0	0	0	0
1	0	1	0
1	1	0	0
0	1	1	1

(a) Truth table



(b) Block diagram


Half-subtractor.

The output borrow bit is 0 as long as  $A \geq B$ . It is 1 for  $A=0$  and  $B=1$ . The output is the result of the arithmetic operation  $2b + A - B$ .

A circuit that produces the correct difference and borrow bits in response to every possible combination of the two 1-bit numbers is, therefore,


$$d = A \oplus B \quad \text{and} \quad b = \bar{A}B$$

That is, the difference bit is obtained by X-OR ing the two inputs, and the borrow bit is obtained by ANDing the complement of the minuend with the subtrahend. Note that logic for this is exactly the same as the logic for output S in the half-adder.




A half-subtractor can also be realized using universal logic either using only NAND gates or using NOR gates as:

NAND Logic:




NOR Logic:

$$\begin{aligned} d &= A \oplus B = A\bar{B} + \bar{A}B = A\bar{B} + B\bar{B} + \bar{A}B + A\bar{A} \\ &= \bar{B}(A + B) + \bar{A}(A + B) = \overline{B + \bar{A} + B} + \overline{A + \bar{A} + B} \\ d &= \bar{A}B = \bar{A}(A + B) = \overline{\bar{A}(A + B)} = \overline{A + (A + B)} \end{aligned}$$



### TheFull-Subtractor:

Inputs			Difference	Borrow
A	B	$b_i$	d	b
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1




**Full-subtractor.**

From the truth table, a circuit that will produce the correct difference and borrow bits in response to every possible combinations of A, B and  $b_i$  is

and


A full-subtractor can be realized using X-OR gates and AOI gates as



The full subtractor can also be realized using universal logic either using only NAND gates or using NOR gates as:


NAND Logic:

$$\begin{aligned}
 d &= A \oplus B \oplus b_i = \overline{\overline{(A \oplus B)} \oplus b_i} = \overline{(A \oplus B)(A \oplus B)b_i \cdot b_i(A \oplus B)b_i} \\
 b &= \overline{AB} + b_i(\overline{A \oplus B}) = \overline{AB} + b_i(\overline{A \oplus B}) \\
 &= \overline{AB} \cdot b_i(\overline{A \oplus B}) = \overline{B(\overline{A} + \overline{B}) \cdot b_i(\overline{b_i} + (A \oplus B))} \\
 &= \overline{B \cdot AB \cdot b_i[b_i \cdot (A \oplus B)]}
 \end{aligned}$$



NOR Logic:

$$\begin{aligned}
 d &= A \oplus B \oplus b_i = \overline{\overline{(A \oplus B)} \oplus b_i} \\
 &= \overline{(A \oplus B)b_i + (A \oplus B)\overline{b_i}} \\
 &= \overline{[(A \oplus B) + (A \oplus B)\overline{b_i}][b_i + (A \oplus B)\overline{b_i}]} \\
 &= \overline{(A \oplus B) + (A \oplus B)b_i + b_i + (A \oplus B)\overline{b_i}} \\
 &= \overline{(A \oplus B) + (A \oplus B)b_i + b_i + (A \oplus B)\overline{b_i}} \\
 b &= \overline{AB} + b_i(\overline{A \oplus B}) \\
 &= \overline{A(A + B) + (A \oplus B)[(A \oplus B) + b_i]} \\
 &= \overline{A + (A + B) + (A \oplus B) + (A \oplus B)b_i}
 \end{aligned}$$




Logic diagram of a full subtractor using only 2-input NOR gates.

### Binary Parallel Adder:

A binary parallel adder is a digital circuit that adds two binary numbers in parallel form and produces the arithmetic sum of those numbers in parallel form. It consists of full adders connected in a chain, with the output carry from each full-adder connected to the input carry of the next full-adder in the chain.

The interconnection of four full-adder (FA) circuits to provide a 4-bit parallel adder. The augends bits of A and addend bits of B are designated by subscript numbers from right to left, with subscript 1 denoting the lower-order bit. The carries are connected in a chain through the full-adders. The input carry to the adder is  $C_{in}$  and the output carry is  $C_4$ . The S output generates the required sum bits. When the 4-bit full-adder circuit is enclosed within an IC package, it has four terminals for the augends bits, four terminals for the addend bits, four terminals for the sum bits, and two terminals for the input and output carries. An n-bit parallel adder requires n full adders. It can be constructed from 4-bit, 2-bit and 1-bit full adder ICs by cascading several packages. The output carry from one package must be connected to the input carry of the one with the next higher-order bits. The 4-bit full adder is a typical example of an MSI function.



Logic diagram of a 4-bit binary parallel adder.

### Ripple carry adder:

In the parallel adder, the carry-out of each stage is connected to the carry-in of the next stage. The sum and carry-out bits of any stage cannot be produced, until sometime after the carry-in of that stage occurs. This is due to the propagation delays in the logic circuitry,


which lead to a time delay in the addition process. The carry propagation delay for each full-adder is the time between the application of the carry-in and the occurrence of the carry-out.

The 4-bit parallel adder, the sum ( $S_1$ ) and carry-out ( $C_1$ ) bits given by FA1 are not valid, until after the propagation delay of FA1. Similarly, the sum  $S_2$  and carry-out ( $C_2$ ) bits given by FA2 are not valid until after the cumulative propagation delay of two full adders (FA1 and FA2), and soon. At each stage, the sum bit is not valid until after the carry bits in all the preceding stages are valid. Carry bits must propagate or ripple through all stages before the most significant sum bit is valid. Thus, the total sum (the parallel output) is not valid until after the cumulative delay of all the adders.

The parallel adder in which the carry-out of each full-adder is the carry-in to the next most significant adder is called a ripple carry adder. The greater the number of bits that a ripple carry adder must add, the greater the time required for it to perform a valid addition. If two numbers are added such that no carries occur between stages, then the add time is simply the propagation time through a single full-adder.

#### 4-Bit Parallel Subtractor:

The subtraction of binary numbers can be carried out most conveniently by means of complements, the subtraction  $A - B$  can be done by taking the 2's complement of  $B$  and adding it to  $A$ . The 2's complement can be obtained by taking the 1's complement and adding 1 to the least significant pair of bits. The 1's complement can be implemented with inverters as




Logic diagram of a 4-bit parallel subtractor.

#### Binary-Adder Subtractor:

A 4-bit adder-subtractor, the addition and subtraction operations are combined into one circuit with one common binary adder. This is done by including an X-OR gate with each full-adder. The mode input  $M$  controls the operation. When  $M=0$ , the circuit is an adder, and when  $M=1$ , the circuit becomes a subtractor. Each X-OR gate receives input  $M$  and one of the inputs of  $B$ . When  $M=0$ ,  $B \oplus 0 = B$ . The full-adder receives the value of  $B$ , the input carry is 0

and the circuit performs  $A+B$ . when  $B \oplus 1 = B'$  and  $C_1 = 1$ . The inputs are complemented and a 1 is through the input carry. The circuit performs the operation  $A$  plus the 2's complement of  $B$ .




### The Look-Ahead-Carry Adder:

In parallel-adder, the speed with which an addition can be performed is governed by the time required for the carries to propagate or ripple through all of the stages of the adder. The look-ahead carry adder speeds up the process by eliminating this ripple carry delay. It examines all the input bits simultaneously and also generates the carry-in bits for all the stages simultaneously.

The method of speeding up the addition process is based on the two additional functions of the full-adder, called the carry generate and carry propagate functions.

Consider one full adder stage; say the  $n$ th stage of a parallel adder as shown in fig. we know that is made by two half adders and that the half adder contains an X-OR gate to produce the sum and an AND gate to produce the carry. If both the bits  $A_n$  and  $B_n$  are 1s, a carry has to be generated in this stage regardless of whether the input carry  $C_n$  is a 0 or a 1. This is called generated carry, expressed as  $G_n = A_n \cdot B_n$  which has to appear at the output through the OR gate as shown in fig.



There is another possibility of producing a carry out. X-OR gate inside the half-adder

at the input produces an intermediary sum bit- call it  $P_n$ —which is expressed as  $P_n = A_n \oplus B_n$ . Next  $P_n$  and  $C_n$  are added using the X-OR gate inside the second half adder to produce the final

sum bit and  $S_n = P_n \oplus C_n$  where  $P_n = A_n \oplus B_n$  and output carry  $C_0 = P_n \cdot C_n = (A_n \oplus B_n) C_n$  which becomes carry for the (n+1) th stage.

Consider the case of both  $P_n$  and  $C_n$  being 1. The input carry  $C_n$  has to be propagated to the output only if  $P_n$  is 1. If  $P_n$  is 0, even if  $C_n$  is 1, the and gate in the second half-adder will inhibit  $C_n$ . The carry out of the nth stage is 1 when either  $G_n = 1$  or  $P_n \cdot C_n = 1$  or both  $G_n$  and  $P_n \cdot C_n$  are equal to 1.

For the final sum and carry output of the nth stage, we get the following Boolean expressions.

$$S_n = P_n \oplus C_n \text{ where } P_n = A_n \oplus B_n$$

$$C_{n+1} = G_n + P_n C_n \text{ where } G_n = A_n \cdot B_n$$

Observe the recursive nature of the expression for the output carry at the nth stage which becomes the input carry for the (n+1)st stage. It is possible to express the output carry of a higher significant stage as the carry-out of the previous stage.

Based on these, the expression for the carry-out of various full adders are as follows,

$$C_1 = G_0 + P_0 \cdot C_0$$

$$C_2 = G_1 + P_1 \cdot C_1 = G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_0$$

$$C_3 = G_2 + P_2 \cdot C_2 = G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_0$$


$$C_4 = G_3 + P_3 \cdot C_3 = G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot C_0$$

The general expression for  $n$  stages designated as 0 through  $(n - 1)$  would be

$$C_n = G_{n-1} + P_{n-1} \cdot C_{n-1} = G_{n-1} + P_{n-1} \cdot G_{n-2} + P_{n-1} \cdot P_{n-2} \cdot G_{n-3} + \dots + P_{n-1} \cdot \dots \cdot P_0 \cdot C_0$$

Observe that the final output carry is expressed as a function of the input variables in SOP form. Which is two level AND-OR or equivalent NAND-NAND form. Observe that the full look-ahead scheme requires the use of OR gate with (n+1) inputs and AND gates with number of inputs varying from 2 to (n+1).





## 2's complement Addition and Subtraction using Parallel Adders:

Most modern computers use the 2's complement system to represent negative numbers and to perform subtraction operations of signed numbers can be performed using only the addition operation, if we use the 2's complement form to represent negative numbers.

The circuit shown can perform both addition and subtraction in the 2's complement. This adder/subtractor circuit is controlled by the control signal ADD/SUB'. When the ADD/SUB' level is HIGH, the circuit performs the addition of the numbers stored in registers A and B. When the ADD/SUB' level is LOW, the circuit subtracts the number in register B from the number in register A. The operation is:

When ADD/SUB' is a 1:


1. AND gates 1, 3, 5 and 7 are enabled, allowing B<sub>0</sub>, B<sub>1</sub>, B<sub>2</sub> and B<sub>3</sub> to pass to the OR gates 9, 10, 11, 12. AND gates 2, 4, 6 and 8 are disabled, blocking B<sub>0</sub>', B<sub>1</sub>', B<sub>2</sub>', and B<sub>3</sub>' from reaching the OR gates 9, 10, 11 and 12.
2. The two levels B<sub>0</sub> to B<sub>3</sub> pass through the OR gates to the 4-bit parallel adder, to be added to the bits A<sub>0</sub> to A<sub>3</sub>. The sum appears at the output S<sub>0</sub> to S<sub>3</sub>.
3. Add/SUB' = 1 causes no carry into the adder.

When ADD/SUB' is a 0:

1. AND gates 1, 3, 5 and 7 are disabled, allowing B<sub>0</sub>, B<sub>1</sub>, B<sub>2</sub> and B<sub>3</sub> from reaching the OR gates 9, 10, 11, 12. AND gates 2, 4, 6 and 8 are enabled, blocking B<sub>0</sub>', B<sub>1</sub>', B<sub>2</sub>', and B<sub>3</sub>' from reaching the OR gates.

2. The two levels  $B_0$  to  $B_3$  pass through the OR gate to the 4-bit parallel adder, to be added to the bits  $A_0$  to  $A_3$ . The  $C_0$  is now 1, thus the number in register B is converted to its 2's complement form.
3. The difference appears at the output  $S_0$  to  $S_3$ .

Adders/Subtractors used for adding and subtracting signed binary numbers. In computers, the output is transferred into the register A (accumulator) so that the result of the addition or subtraction always ends up stored in the register A. This is accomplished by applying a transfer pulse to the CLK inputs of register A.



### Serial Adder:


A serial adder is used to add binary numbers in serial form. The two binary numbers to be added serially are stored in two shift registers A and B. Bits are added one pair at a time through a single full adder (FA) circuit as shown. The carry out of the full-adder is transferred to a D flip-flop. The output of this flip-flop is then used as the carry input for the next pair of significant bits. The sum bit from the S output of the full-adder could be transferred to a third shift register. By shifting the sum into A while the bits of A are shifted out, it is possible to use one register for storing both augend and the sum bits. The serial input register B can be used to transfer a new binary number while the addend bits are shifted out during the addition.

The operation of the serial adder is:

Initially register A holds the augend, register B holds the addend and the carry flip-flop is cleared to 0. The outputs ( $S_0$ ) of A and B provide a pair of significant bits for the full-adder at x and y. The shift control enables both registers and carry flip-flop, so, at the clock pulse both registers are shifted once to the right, the sum bit from the leftmost flip-flop of A, and the output carry is transferred into flip-flop Q. The shift control enables the registers for a number of clock pulses equal to the number of bits of the registers. For each succeeding clock pulse a new sum bit is transferred to A, a new carry is transferred to Q, and both registers are shifted once to the right. This process continues until the shift control is disabled. Thus the addition is

accomplished by passing each pair of bits together with the previous carry through a single full adder circuit and transferring the sum, one bit at a time, into register A.

Initially, register A and the carry flip-flop are cleared to 0 and then the first number is added from B. While B is shifted through the full adder, a second number is transferred to it through its serial input. Thesecond number is then added to the content of register A while a third number is transferred serially into register B. This can be repeated to form the addition of two, three, or more numbers and accumulate their sum in register A.



### Difference between Serial and Parallel Adders:

The parallel adder registers with parallel load, whereas the serial adder uses shift registers. The number of full adder circuits in the parallel adder is equal to the number of bits in the binary numbers, whereas the serial adder requires only one full adder circuit and a carry flip-flop. Excluding the registers, the parallel adder is a combinational circuit, whereas the serial adder is a sequential circuit. The sequential circuit in the serial adder consists of a full-adder and a flip-flop that stores the output carry.

### BCD Adder:

The BCD addition process:

1. Add the 4-bit BCD code groups for each decimal digit position using ordinary binary addition.
2. For those positions where the sum is 9 or less, the sum is in proper BCD form and no correction is needed.
3. When the sum of two digits is greater than 9, a correction of 0110 should be added to that sum, to produce the proper BCD result. This will produce a carry to be added to the next decimal position.

ABCD adder circuit must be able to operate in accordance with the above steps. In other words, the circuit must be able to do the following:

1. Add two 4-bit BCD code groups, using straight binary addition.

2. Determine, if the sum of this addition is greater than 1101 (decimal 9); if it is, add 0110 (decimal 6) to this sum and generate a carry to the next decimal position.

The first requirement is easily met by using a 4-bit binary parallel adder such as the 74LS83 IC. For example, if the two BCD code groups  $A_3A_2A_1A_0$  and  $B_3B_2B_1B_0$  are applied to a 4-bit parallel adder, the adder will output  $S_4S_3S_2S_1S_0$ , where  $S_4$  is actually  $C_4$ , the carry-out of the MSB bits.

The sum outputs  $S_4S_3S_2S_1S_0$  can range anywhere from 00000 to 100109 when both the BCD code groups are 1001 (=9). The circuitry for a BCD adder must include the logic needed to detect whenever the sum is greater than 01001, so that the correction can be added in. Those cases, where the sum is greater than 1001 are listed as:

$S_4$	$S_3$	$S_2$	$S_1$	$S_0$	Decimal number
0	1	0	1	0	10
0	1	0	1	1	11
0	1	1	0	0	12
0	1	1	0	1	13
0	1	1	1	0	14
0	1	1	1	1	15
1	0	0	0	0	16
1	0	0	0	1	17
1	0	0	1	0	18

Let us define a logic output  $X$  that will go HIGH only when the sum is greater than 01001 (i.e., for the cases in table). If we examine these cases, we see that  $X$  will be HIGH for either of the following conditions:


1. Whenever  $S_4=1$  (sum greater than 15)
2. Whenever  $S_3=1$  and either  $S_2$  or  $S_1$  or both are 1 (sum 10 to 15)

This condition can be expressed as

$$X = S_4 + S_3(S_2 + S_1)$$

Whenever  $X=1$ , it is necessary to add the correction factor 0110 to the sum bits, and to generate a carry. The circuit consists of three basic parts. The two BCD code groups  $A_3A_2A_1A_0$  and  $B_3B_2B_1B_0$  are added together in the upper 4-bit adder, to produce the sum  $S_4S_3S_2S_1S_0$ . The logic gates shown implement the expression for  $X$ . The lower 4-bit adder will add the correction 0110 to the sum bits, only when  $X=1$ , producing the final BCD sum output represented by  $\Sigma_3\Sigma_2\Sigma_1\Sigma_0$ . The  $X$  is also the carry-out that is produced when the sum is greater than 01001. When  $X=0$ , there is no carry and no addition of 0110. In such cases,  $\Sigma_3\Sigma_2\Sigma_1\Sigma_0 = S_3S_2S_1S_0$ .

Two or more BCD adders can be connected in cascade when two or more digit decimal numbers are to be added. The carry-out of the first BCD adder is connected as the carry-in of the second BCD adder, the carry-out of the second BCD adder is connected as the carry-in of the third BCD adder and so on.



### EXCESS-3(XS-3)ADDER:

To perform Excess-3 additions,

1. Add two xs-3 code groups
2. If carry=1, add 0011(3) to the sum of those two code groups  
If carry=0, subtract 0011(3) i.e., add 1101(13 in decimal) to the sum of those two code groups.

Ex: Add 9 and 5

	1100	9 in XS-3
	+1000	5 in xs-3
	-----	
1	0100	there is a carry
+0011	0011	add 3 to each group
-----		
0100	0111	14 in xs-3
(1)	(4)	

EX:

(b)	0111	4 in XS-3
	+0110	3 in XS-3
	-----	
	1101	no carry
	+1101	Subtract 3 (i.e. add 13)
	-----	
Ignore carry	11010	7 in XS-3
	(7)	

Implementation of xs-3 adder using 4-bit binary adders is shown. The augend (\$A\_3A\_2A\_1A\_0\$) and addend (\$B\_3B\_2B\_1B\_0\$) in xs-3 are added using the 4-bit parallel adder. If the carry is a 1, then 0011(3) is added to the sum bits \$S\_3S\_2S\_1S\_0\$ of the upper adder in the lower 4-bit parallel

adder. If the carry is a 0, then 1101(3) is added to the sum bits (This is equivalent to subtracting 0011(3) from the sum bits. The correct sum in xs-3 is obtained

### Excess-3(XS-3)Subtractor:

To perform Excess-3 subtraction,

1. Complement the subtrahend
2. Add the complemented subtrahend to the minuend.
3. If carry=1, result is positive. Add 3 and end around carry to the result. If carry=0, the result is negative. Subtract 3, i.e., and take the 1's complement of the result.

Ex:	Perform 9-4	
	1100	9 in xs-3
	+1000	Complement of 4 in Xs-3
	-----	
(1)	0100	There is a carry
	+0011	Add 0011(3)
	-----	
	0111	
	1	End around carry
	-----	
	1000	5 in xs-3

The minuend and the 1's complement of the subtrahend in xs-3 are added in the upper 4-bit parallel adder. If the carry-out from the upper adder is a 0, then 1101 is added to the sum bits of the upper adder in the lower adder and the sum bits of the lower adder are complemented to get the result. If the carry-out from the upper adder is a 1, then 3=0011 is added to the sum bits of the lower adder and the sum bits of the lower adder give the result.

### Binary Multipliers:

In binary multiplication by the paper and pencil method, is modified somewhat in digital machines because a binary adder can add only two binary numbers at a time.

In a binary multiplier, instead of adding all the partial products at the end, they are added two at a time and their sum accumulated in a register (the accumulator register). In addition, when the multiplier bit is a 0, 0s are not written down and added because it does not affect the final result. Instead, the multiplicand is shifted left by one bit.

The multiplication of 1110 by 1001 using this process is

Multiplicand 1110

Multiplier 1001

1110

1110

The LSB of the multiplier is a 1; write down the multiplicand; shift the multiplicand one position to the left (1 1 1 0 0)

The second multiplier bit is a 0; write down the previous result 1110; shift the multiplicand to the left again (1 1 10 0 0)

+1110000

The fourth multiplier bit is a 1 write down the new multiplicand add it to the first partial product to obtain the final product.

1111110

This multiplication process can be performed by the serial multiplier circuit, which multiplies two 4-bit numbers to produce an 8-bit product. The circuit consists of following elements

**X register:** A 4-bit shift register that stores the multiplier --- it will shift right on the falling edge of the clock. Note that 0s are shifted in from the left.

**B register:** An 8-bit register that stores the multiplicand; it will shift left on the falling edge of the clock. Note that 0s are shifted in from the right.

**A register:** An 8-bit register, i.e., the accumulator that accumulates the partial products.

**Adder:** An 8-bit parallel adder that produces the sum of A and B registers. The adder outputs S<sub>7</sub> through S<sub>0</sub> are connected to the D inputs of the accumulator so that the sum can be transferred to the accumulator only when a clock pulse gets through the AND gate.

The circuit operation can be described by going through each step in the multiplication of 1110 by 1001. The complete process requires 4 clock cycles.

**1 Before the first clock pulse:** Prior to the occurrence of the first clock pulse, the register A is loaded with 00000000, the register B with the multiplicand 00001110, and the register X with the multiplier 1001. Assume that each of these registers is loaded using its asynchronous inputs (i.e., PRESET and CLEAR). The output of the adder will be the sum of A and B, i.e., 00001110.

**2 First Clock pulse:** Since the LSB of the multiplier (X<sub>0</sub>) is a 1, the first clock pulse gets through the AND gate and its positive going transition transfers the sum outputs into the accumulator. The subsequent negative going transition causes the X and B registers to shift right and left, respectively. This produces a new sum of A and B.

**3 Second Clock Pulse:** The second bit of the original multiplier is now in X<sub>0</sub>. Since this bit is a 0, the second clock pulse is inhibited from reaching the accumulator. Thus, the sum outputs are not transferred into the accumulator and the number in the accumulator does not change. The negative going transition of the clock pulse will again shift the X and B registers. Again a new sum is produced.

**4 Third Clock Pulse:** The third bit of the original multiplier is now in X<sub>0</sub>; since this bit is a 0, the third clock pulse is inhibited from reaching the accumulator. Thus, the sum outputs are not transferred into the accumulator and the number in the accumulator does not change. The negative going transition of the clock pulse will again shift the X and B registers. Again a new sum is produced.

**5 Fourth Clock Pulse:** The last bit of the original multiplier is now in X<sub>0</sub>, and since it is a 1, the positive going transition of the fourth pulse transfers the sum into the accumulator. The accumulator now holds the final product. The negative going transition of the clock pulse shifts X and B again. Note that, X is now 0000, since all the multiplier bits have been shifted out.

### Code converters:

The availability of a large variety of codes for the same discrete elements of information results in the use of different codes by different digital systems. It is sometimes necessary to use

the output of one system as the input to another. A conversion circuit must be inserted between the two systems if each uses different codes for the same information. Thus a code converter is a logic circuit whose inputs are bit patterns representing numbers (or character) in one code and whose outputs are the corresponding representation in a different code. Code converters are usually multiple output circuits.

To convert from binary code A to binary code B, the input lines must supply the bit combination of elements as specified by code A and the output lines must generate the corresponding bit combination of code B. A combinational circuit performs this transformation by means of logic gates.

For example, a binary-to-gray code converter has four binary input lines  $B_4, B_3, B_2, B_1$  and four gray code output lines  $G_4, G_3, G_2, G_1$ . When the input is 0010, for instance, the output should be 0011 and so forth. To design a code converter, we use a code table treating it as a truth table to express each output as a Boolean algebraic function of all the inputs.

In this example, of binary-to-gray code conversion, we can treat the binary-to-gray code table as four truth tables to derive expressions for  $G_4, G_3, G_2$ , and  $G_1$ . Each of these four expressions would, in general, contain all the four input variables  $B_4, B_3, B_2$ , and  $B_1$ . Thus, this code converter is actually equivalent to four logic circuits, one for each of the truth tables.

The logic expression derived for the code converter can be simplified using the usual techniques, including don't cares if present. Even if the input is an unweighted code, the same cell numbering method which we used earlier can be used, but the cell numbers must correspond to the input combinations as if they were an 8-4-2-1 weighted code.

#### Design of a 4-bit binary-to-gray code converter:

$G_4 = \Sigma m(8, 9, 10, 11, 12, 13, 14, 15)$

	4-bit binary				4-bit Gray			
	$B_4$	$B_3$	$B_2$	$B_1$	$G_4$	$G_3$	$G_2$	$G_1$
$G_3 =$	0	0	0	0	0	0	0	0
$G_2 =$	0	0	0	1	0	0	0	1
$G_1 =$	0	0	1	0	0	0	1	1
	0	0	1	1	0	0	1	0
	0	1	0	0	0	1	1	0
	0	1	0	1	0	1	1	1
	0	1	1	0	0	1	0	1
	0	1	1	1	0	1	0	0
	1	0	0	0	1	1	0	0
	1	0	0	1	1	1	0	1
	1	0	1	0	1	1	1	1
	1	0	1	1	1	1	1	0
	1	1	0	0	1	0	1	0
	1	1	0	1	1	0	1	1
	1	1	1	0	1	0	0	1
	1	1	1	1	1	0	0	0


(a) Conversion table

$G_4 = B_4$

(c) Logic diagram

4-bit binary-to-Gray code converter






Design of a 4-bit Gray to Binary code converter:

$$\begin{aligned}
 B_4 &= \sum m(12, 13, 15, 14, 10, 11, 9, 8) = \sum m(8, 9, 10, 11, 12, 13, 14, 15) \\
 B_3 &= \sum m(6, 7, 5, 4, 10, 11, 9, 8) = \sum m(4, 5, 6, 7, 8, 9, 10, 11) \\
 B_2 &= \sum m(3, 2, 5, 4, 15, 14, 9, 8) = \sum m(2, 3, 4, 5, 8, 9, 14, 15) \\
 B_1 &= \sum m(1, 2, 7, 4, 13, 14, 11, 8) = \sum m(1, 2, 4, 7, 8, 11, 13, 14)
 \end{aligned}$$



$$\begin{aligned}
 B_4 &= G_4 \\
 B_3 &= \bar{G}_4 G_3 + G_4 \bar{G}_3 = G_4 \oplus G_3 \\
 B_2 &= \bar{G}_4 G_3 \bar{G}_2 + \bar{G}_4 \bar{G}_3 G_2 + G_4 \bar{G}_3 \bar{G}_2 + G_4 G_3 G_2 \\
 &= \bar{G}_4 (G_3 \oplus G_2) + G_4 (\bar{G}_3 \oplus \bar{G}_2) = G_4 \oplus G_3 \oplus G_2 = B_3 \oplus G_2 \\
 B_1 &= \bar{G}_4 \bar{G}_3 \bar{G}_2 G_1 + \bar{G}_4 \bar{G}_3 G_2 \bar{G}_1 + \bar{G}_4 G_3 G_2 G_1 + \bar{G}_4 G_3 \bar{G}_2 \bar{G}_1 + G_4 G_3 \bar{G}_2 G_1 \\
 &\quad + G_4 G_3 G_2 \bar{G}_1 + G_4 \bar{G}_3 G_2 G_1 + G_4 \bar{G}_3 \bar{G}_2 \bar{G}_1 \\
 &= \bar{G}_4 \bar{G}_3 (G_2 \oplus G_1) + G_4 G_3 (G_2 \oplus G_1) + \bar{G}_4 G_3 (\bar{G}_2 \oplus \bar{G}_1) + G_4 \bar{G}_3 (\bar{G}_2 \oplus \bar{G}_1) \\
 &= (G_2 \oplus G_1) (\bar{G}_4 \oplus G_3) + (\bar{G}_2 \oplus \bar{G}_1) (G_4 \oplus G_3) \\
 &= G_4 \oplus G_3 \oplus G_2 \oplus G_1
 \end{aligned}$$

4-bit Gray				4-bit binary			
G <sub>4</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	1	0	0	1	0
0	0	1	0	0	0	1	1
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
0	1	0	1	0	1	1	0
0	1	0	0	0	1	1	1
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	1
1	1	1	1	1	0	1	0
1	1	1	0	1	0	1	1
1	0	1	0	1	1	0	0
1	0	1	1	1	1	0	1
1	0	0	1	1	1	1	0
1	0	0	0	1	1	1	1


(a) Conversion table



(c) Logic diagram







Design of a 4-bit BCD to XS-3 code converter:


8421 code				XS-3 code			
$B_4$	$B_3$	$B_2$	$B_1$	$X_4$	$X_3$	$X_2$	$X_1$
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

(a) Conversion table

$X_4 = \sum m(5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 15)$   
 $X_3 = \sum m(1, 2, 3, 4, 9) + d(10, 11, 12, 13, 14, 15)$   
 $X_2 = \sum m(0, 3, 4, 7, 8) + d(10, 11, 12, 13, 14, 15)$   
 $X_1 = \sum m(0, 2, 4, 6, 8) + d(10, 11, 12, 13, 14, 15)$   
 The minimal expressions are  
 $X_4 = B_4 + B_3B_2 + B_3B_1$   
 $X_3 = B_3\bar{B}_2\bar{B}_1 + \bar{B}_3B_1 + \bar{B}_3B_2$   
 $X_2 = \bar{B}_2\bar{B}_1 + B_2B_1$   
 $X_1 = \bar{B}_1$

(b) Minimal expressions


4-bit BCD-to-XS-3 code converter



## Design of a BCD to Gray code converter:


BCD code				Gray code			
$B_3$	$B_2$	$B_1$	$B_0$	$G_3$	$G_2$	$G_1$	$G_0$
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	1
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1

(a) BCD-to-Gray code conversion table




(b) Logic diagram


BCD-to-Gray code converter.




$$G_3 = B_3$$



$$G_2 = B_2 + B_3$$



$$G_1 = B_2\bar{B}_1 + B_2B_1 = B_2 \oplus B_1$$



$$G_0 = \bar{B}_1B_0 + B_1\bar{B}_0 = B_1 \oplus B_0$$

K-maps for a BCD-to-Gray code converter.

## Design of a SOP circuit to detect the decimal numbers 5 through 12 in a 4-bit Gray code Input:


Decimal number	4-bit Gray code				Output
	A	B	C	D	F
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	1	0
3	0	0	1	0	0
4	0	1	1	0	0
5	0	1	1	1	1
6	0	1	0	0	1
7	1	1	0	0	1
8	1	1	0	1	1
9	1	1	1	1	1
10	1	1	1	0	1
11	1	0	1	0	1
12	1	0	1	1	0
13	1	0	0	1	0
14	1	0	0	0	0
15	1	0	0	0	0

(a) Truth table



$$f_{\min} = BC + BD + ACD$$

(b) K-map



(c) NAND logic

Truth table, K-map and logic diagram for the SOP circuit.

## Design of a SOP circuit to detect the decimal numbers 0, 2, 4, 6, 8 in a 4-bit 5211 BCD code input:


Decimal number	5211 code				Output f
	A	B	C	D	
0	0	0	0	0	1
1	0	0	0	1	0
2	0	0	1	1	1
3	0	1	0	1	0
4	0	1	1	1	1
5	1	0	0	0	0
6	1	0	1	0	1
7	1	1	0	0	0
8	1	1	1	0	1
9	1	1	1	1	0

(a) Truth table

CD \ AB				
	00	01	11	10
00	1	0	1	1
01	x	4	5	1
11	12	x	13	1
10	8	x	9	1

$$f_{min} = \bar{A}\bar{D} + \bar{A}C + C\bar{D}$$

(b) K-map



(c) Logic diagram


Truth table, K-map and logic diagram for the SOP circuit.

Design of a Combinational circuit to produce the 2's complement of a 4-bit binary number:

Input				Output			
A	B	C	D	E	F	G	H
0	0	0	0	0	0	0	0
0	0	0	1	1	1	1	1
0	0	1	0	1	1	1	0
0	0	1	1	1	1	0	1
0	1	0	0	1	1	0	0
0	1	0	1	1	0	1	1
0	1	1	0	1	0	1	0
0	1	1	1	1	0	0	1
1	0	0	0	1	0	0	0
1	0	0	1	0	1	1	1
1	0	1	0	0	1	1	0
1	0	1	1	0	1	0	1
1	1	0	0	0	1	0	0
1	1	0	1	0	0	1	1
1	1	1	0	0	0	1	0
1	1	1	1	0	0	0	1

(a) Conversion table

Conversion table and K-maps for the circuit




(a) Seven-segment display

CD \ AB				
	00	01	11	10
00	1	1	1	1
01	1	4	5	7
11	x	12	x	13
10	1	8	9	x

$$f_{min} = B + CD + CD$$


(b) K-map



(c) Logic diagram

Comparators:

$$\text{EQUALITY} = (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1)(A_0 \odot B_0)$$



Block diagram of a 1-bit comparator.

The logic for a 1-bit magnitude comparator: Let the 1-bit numbers be  $A = A_0$  and  $B = B_0$ .  
If  $A_0 = 1$  and  $B_0 = 0$ , then  $A > B$ .

Therefore,

$$A > B: G = A_0 \bar{B}_0$$

If  $A_0 = 0$  and  $B_0 = 1$ , then  $A < B$ .

Therefore,

$$A < B: L = \bar{A}_0 B_0$$


If  $A_0$  and  $B_0$  coincide, i.e.  $A_0 = B_0 = 0$  or if  $A_0 = B_0 = 1$ , then  $A = B$ .

Therefore,

$$A = B: E = A_0 \odot B_0$$

$A_0$	$B_0$	$L$	$E$	$G$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

(a) Truth table



(b) Logic diagram  
1-bit comparator.

## 1. Magnitude Comparator:

### 1-bit Magnitude Comparator:

The logic for a 2-bit magnitude comparator: Let the two 2-bit numbers be  $A = A_1 A_0$  and  $B = B_1 B_0$ .

1. If  $A_1 = 1$  and  $B_1 = 0$ , then  $A > B$  or

2. If  $A_1$  and  $B_1$  coincide and  $A_0 = 1$  and  $B_0 = 0$ , then  $A > B$ . So the logic expression for  $A > B$  is

$$A > B: G = A_1 \bar{B}_1 + (A_1 \odot B_1) A_0 \bar{B}_0$$


1. If  $A_1 = 0$  and  $B_1 = 1$ , then  $A < B$  or

2. If  $A_1$  and  $B_1$  coincide and  $A_0 = 0$  and  $B_0 = 1$ , then  $A < B$ . So the expression for  $A < B$  is

$$A < B: L = \bar{A}_1 B_1 + (A_1 \odot B_1) \bar{A}_0 B_0$$

If  $A_1$  and  $B_1$  coincide and if  $A_0$  and  $B_0$  coincide then  $A = B$ . So the expression for  $A = B$  is

$$A = B: E = (A_1 \odot B_1)(A_0 \odot B_0)$$



Logic diagram of a 2-bit magnitude comparator.

#### 4-Bit Magnitude Comparator:

The logic for a 4-bit magnitude comparator: Let the two 4-bit numbers be  $A = A_3A_2A_1A_0$  and  $B = B_3B_2B_1B_0$ .

1. If  $A_3 = 1$  and  $B_3 = 0$ , then  $A > B$ . Or
2. If  $A_3$  and  $B_3$  coincide, and if  $A_2 = 1$  and  $B_2 = 0$ , then  $A > B$ . Or
3. If  $A_3$  and  $B_3$  coincide, and if  $A_2$  and  $B_2$  coincide, and if  $A_1 = 1$  and  $B_1 = 0$ , then  $A > B$ . Or
4. If  $A_3$  and  $B_3$  coincide, and if  $A_2$  and  $B_2$  coincide, and if  $A_1$  and  $B_1$  coincide, and if  $A_0 = 1$  and  $B_0 = 0$ , then  $A > B$ .

From these statements, we see that the logic expression for  $A > B$  can be written as

$$(A > B) = A_3\bar{B}_3 + (A_3 \odot B_3)A_2\bar{B}_2 + (A_3 \odot B_3)(A_2 \odot B_2)A_1\bar{B}_1 + (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1)A_0\bar{B}_0$$


Similarly, the logic expression for  $A < B$  can be written as

$$A < B = \bar{A}_3B_3 + (A_3 \odot B_3)\bar{A}_2B_2 + (A_3 \odot B_3)(A_2 \odot B_2)\bar{A}_1B_1 + (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1)\bar{A}_0B_0$$

If  $A_3$  and  $B_3$  coincide and if  $A_2$  and  $B_2$  coincide and if  $A_1$  and  $B_1$  coincide and if  $A_0$  and  $B_0$  coincide, then  $A = B$ .


So the expression for  $A = B$  can be written as

$$(A = B) = (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1)(A_0 \odot B_0)$$






## ICComparator:




(a) Pin diagram of 7485




(b) Cascading of two 7485s

Pin diagram and cascading of 7485 4-bit comparators.

## ENCODERS:




Use of 7485 as a 5-bit comparator.




Block diagram of encoder.

## Octal to Binary Encoder:




## Decimal to BCD Encoder:



## Tristate bus system:

In digital electronics **three-state**, **tri-state**, or **3-state** logic allows an output port to assume a high impedance state in addition to the 0 and 1 logic levels, effectively removing the output from the circuit. This allows multiple circuits to share the same output line or lines (such as a bus which cannot listen to more than one device at a time).

Three-state outputs are implemented in many registers, bus drivers, and flip-flops in the 7400 and 4000 series as well as in other types, but also internally in many integrated circuits. Other typical uses are internal and external buses in microprocessors, computer memory, and peripherals. Many devices are controlled by an active-low input called OE (Output Enable) which dictates whether the outputs should be held in a high-impedance state or drive their respective loads (to either 0- or 1-level).




INPUT		OUTPUT
A	B	C
0	1	0
1	1	1
X	0	Z (high impedance)

### UNIT III SEQUENTIAL CIRCUITS

**Classification of sequential circuits:** Sequential circuits may be classified as two types.

1. Synchronous sequential circuits
2. Asynchronous sequential circuits

**Combinational logic** refers to circuits whose output is strictly depended on the present value of the inputs. As soon as inputs are changed, the information about the previous inputs is lost, that is, combinational logic circuits have no memory. Although every digital system is likely to have combinational circuits, most systems encountered in practice also include memory elements, which require that the system be described in terms of sequential logic. Circuits whose output depends not only on the present input value but also the past input value are known as **sequential logic circuits**. The mathematical model of a sequential circuit is usually referred to as a **sequential machine**.



#### Comparison between combinational and sequential circuits

Combinational circuit	Sequential circuit
1. In combinational circuits, the output variables at any instant of time are dependent only on the present input Variables	1. In sequential circuits the output variables at any instant of time are dependent not only on the present input variables, but also on the present state
2. memory unit is not required in combinational circuit	2. memory unit is required to store the past history of the input variables
3. these circuits are faster because the delay between the i/p and o/p	3. sequential circuits are slower than combinational circuits due to propagation delay of gates only
4. easy to design	4. comparatively hard to design

### Level mode and pulse mode asynchronous sequential circuits:





Figure 1: Asynchronous Sequential Circuit

Fig shows a block diagram of an asynchronous sequential circuit. It consists of a combinational circuit and delay elements connected to form the feedback loops. The present state and next state variables in asynchronous sequential circuits called secondary variables and excitation variables respectively..

There are two types of asynchronous circuits: fundamental mode circuits and pulse mode circuits.

### Synchronous and Asynchronous Operation:

Sequential circuits are divided into two main types: **synchronous** and **asynchronous**. Their classification depends on the timing of their signals. **Synchronous** sequential circuits change their states and output values at discrete instants of time, which are specified by the rising and falling edge of a free-running **clock signal**. The clock signal is generally some form of square wave as shown in Figure below.



From the diagram you can see that the **clock period** is the time between successive transitions in the same direction, that is, between two rising or two falling edges. State transitions in synchronous sequential circuits are made to take place at times when the clock is making a transition from 0 to 1 (rising edge) or from 1 to 0 (falling edge). Between successive clock pulses

there is no change in the information stored in memory.

The reciprocal of the clock period is referred to as the **clock frequency**. The **clock width** is defined as the time during which the value of the clock signal is equal to 1. The ratio of the clock width and clock period is referred to as the duty cycle. A clock signal is said to be **active high** if the state changes occur at the clock's rising edge or during the clock width. Otherwise, the clock is said to be **active low**. Synchronous sequential circuits are also known as **clocked sequential circuits**.

The memory elements used in synchronous sequential circuits are usually flip-flops. These circuits are binary cells capable of storing one bit of information. A flip-flop circuit has two outputs, one for the normal value and one for the complement value of the bit stored in it. Binary information can enter a flip-flop in a variety of ways, a fact which gives rise to the different types of flip-flops. For information on the different types of basic flip-flop circuits and their logical properties, see the previous tutorial on flip-flops.

In **asynchronous** sequential circuits, the transition from one state to another is initiated by the change in the primary inputs; there is no external synchronization. The memory commonly used in asynchronous sequential circuits are time-delayed devices, usually implemented by feedback among logic gates. Thus, asynchronous sequential circuits may be regarded as combinational circuits with feedback. Because of the feedback among logic gates, asynchronous sequential circuits may, at times, become unstable due to transient conditions. The instability problem imposes many difficulties on the designer. Hence, they are not as commonly used as synchronous systems.

### **Fundamental Mode Circuits assume that:**

1. The input variables change only when the circuit is stable
2. Only one input variable can change at a given time
3. Inputs are levels, not pulses

### **A pulse mode circuit assumes that:**


1. The input variables are pulses instead of levels
2. The width of the pulse is long enough for the circuit to respond to the input
3. The pulse width must not be so long that it is still present after the new state is reached.

### **Latches and flip-flops**

Latches and flip-flops are the basic elements for storing information. One latch or flip-flop can store one bit of information. The main difference between latches and flip-flops is that for latches, their outputs are constantly affected by their inputs as long as the enable signal is asserted. In other words, when they are enabled, their content changes immediately when their inputs change. Flip-flops, on the other hand, have their content change only either at the rising or falling edge of the enable signal. This enable signal is usually the controlling clock signal. After the rising or falling edge of the clock, the flip-flop content remains constant even if the input changes.

There are basically four main types of latches and flip-flops: SR, D, JK, and T. The major differences in these flip-flop types are the number of inputs they have and how they change state.

For each type, there are also different variations that enhance their operations. In this chapter, we will look at the operations of the various latches and flip-flops. the flip-flops has two outputs, labeled Q and Q'. the Q output is the normal output of the flip flop and Q' is the inverted output.



**Figure: basic symbol of flip flop**

A latch may be an active-high input latch or an active –LOW input latch. active –HIGH means that the SET and RESET inputs are normally resting in the low state and one of them will be pulsed high whenever we want to change latch outputs.


### **SR latch:**

The latch has two outputs Q and Q'. When the circuit is switched on the latch may enter into any state. If Q=1, then Q'=0, which is called SET state. If Q=0, then Q'=1, which is called RESET state. Whether the latch is in SET state or RESET state, it will continue to remain in the same state, as long as the power is not switched off. But the latch is not an useful circuit, since there is no way of entering the desired input. It is the fundamental building block in constructing flip-flops, as explained in the following sections


### **NAND latch**

NAND latch is the fundamental building block in constructing a flip-flop. It has the property of holding on to any previous output, as long as it is not disturbed.

The operation of NAND latch is the reverse of the operation of NOR latch. if 0's are replaced by 1's and 1's are replaced by 0's we get the same truth table as that of the NOR latch shown



### **NOR latch**



S	R	Q	Q'	Function
0	0	Q <sup>+</sup>	Q <sup>+</sup>	Storage State
0	1	0	1	Reset
1	0	1	0	Set
1	1	0-?	0-?	Indeterminate State

The analysis of the operation of the active-HIGH NOR latch can be summarized as follows.

1.  $SET=0, RESET=0$ : this is normal resting state of the NOR latch and it has no effect on the output state.  $Q$  and  $Q'$  will remain in whatever state they were prior to the occurrence of this input condition.
2.  $SET=1, RESET=0$ : this will always set  $Q=1$ , where it will remain even after  $SET$  returns to 0
3.  $SET=0, RESET=1$ : this will always reset  $Q=0$ , where it will remain even after  $RESET$  returns to 0
4.  $SET=1, RESET=1$ : this condition tries to SET and RESET the latch at the same time, and it produces  $Q=Q'=0$ . If the inputs are returned to zeros simultaneously, the resulting output state is erratic and unpredictable. This input condition should not be used.

The SET and RESET inputs are normally in the LOW state and one of them will be pulsed HIGH. Whenever we want to change the latch outputs..

### RS Flip-flop:

The basic flip-flop is a one bit memory cell that gives the fundamental idea of memory device. It is constructed using two NAND gates. The two NAND gates  $N1$  and  $N2$  are connected such that, output of  $N1$  is connected to input of  $N2$  and output of  $N2$  to input of  $N1$ . These form the feedback path. The inputs are  $S$  and  $R$ , and outputs are  $Q$  and  $Q'$ . The logic diagram and the block diagram of R-S flip-flop with clocked input




Figure: RS Flip-flop

The flip-flop can be made to respond only during the occurrence of clock pulse by adding two NAND gates to the input latch. So synchronization is achieved, i.e., flip-flops are allowed to change their states only at particular instant of time. The clock pulses are generated by a clock pulse generator. The flip-flops are affected only with the arrival of clock pulse.

### Operation:

1. When  $CP=0$  the output of  $N3$  and  $N4$  are 1 regardless of the value of  $S$  and  $R$ . This is given as input to  $N1$  and  $N2$ . This makes the previous value of  $Q$  and  $Q'$  unchanged.
2. When  $CP=1$  the information at  $S$  and  $R$  inputs are allowed to reach the latch and change of state in flip-flop takes place.
3.  $CP=1, S=1, R=0$  gives the SET state, i.e.,  $Q=1, Q'=0$ .
4.  $CP=1, S=0, R=1$  gives the RESET state, i.e.,  $Q=0, Q'=1$ .
5.  $CP=1, S=0, R=0$  does not affect the state of flip-flop.



6.  $CP=1, S=1, R=1$  is not allowed, because it is not able to determine the next state. This condition is said to be a —race condition.


In the logic symbol CP input is marked with a triangle. It indicates the circuit responds to an input change from 0 to 1. The characteristic table gives the operation conditions of flip-flop.  $Q(t)$  is the present state maintained in the flip-flop at time  $t$ .  $Q(t+1)$  is the state after the occurrence of clock pulse.

**Truth table**

S	R	$Q_{(t+1)}$	Comments
0	0	$Q_t$	No change
0	1	0	Reset / clear
1	0	1	Set
1	1	*	Not allowed

### Edge triggered RS flip-flop:


Some flip-flops have an RC circuit at the input next to the clock pulse. By the design of the circuit the R-C time constant is much smaller than the width of the clock pulse. So the output changes will occur only at specific level of clock pulse. The capacitor gets fully charged when clock pulse goes from low to high. This change produces a narrow positive spike. Later at the trailing edge it produces narrow negative spike. This operation is called edge triggering, as the flip-flop responds only at the changing state of clock pulse. If output transition occurs at rising edge of clock pulse (0  $\rightarrow$  1), it is called positive edge triggering. If it occurs at trailing edge (1  $\rightarrow$  0) it is called negative edge triggering. Figures show the logic and block diagram.



**Figure: Edge triggered RS flip-flop**

### D flip-flop:

The D flip-flop is the modified form of R-S flip-flop. R-S flip-flop is converted to D flip-flop by adding an inverter between S and R and only one input D is taken instead of S and R. So one input is D and complement of D is given as another input. The logic diagram and the block diagram of D flip-flop with clocked input




When the clock is low both the NAND gates (N1 and N2) are disabled and Q retains its last value. When clock is high both the gates are enabled and the input value at D is transferred to its output Q. D flip-flop is also called Data flip-flop.

Truth table

CP	D	Q
0	x	Previous state
1	0	0
1	1	1

### Edge Triggered D Flip-flop:




Truth table

PRESET	CLEAR	CP	D	Q
0	0	X	X	*(forbidden)
0	1	X	X	1
1	0	X	X	0
1	0	0	X	NC
1	1	1	X	NC
1	1	↓	X	NC
1	1	↑	0	0
1	1	↑	1	1

Figure: truth table, block diagram, logic diagram of edge-triggered flip-flop JK

### flip-flop (edge triggered JK flip-flop)

The race condition in RS flip-flop, when  $R=S=1$  is eliminated in J-K flip-flop. There is a feedback from the output to the inputs. Figure 3.4 represents one way of building a JK flip-flop.



**Truth table**

J	K	$Q_{(t+1)}$	Comments
0	0	$Q_t$	No change
0	1	0	Reset / clear
1	0	1	Set
1	1	$Q'_t$	Complement/ toggle.

**Figure:JKflip-flop**

The J and K are called control inputs, because they determine what the flip-flop does when a positive clock edge arrives.

### Operation:

1. When  $J=0, K=0$  then both N3 and N4 will produce high output and the previous value of Q and  $Q'$  retained as it is.
2. When  $J=0, K=1$ , N3 will get an output as 1 and output of N4 depends on the value of Q. The final output is  $Q=0, Q'=1$  i.e., reset state
3. When  $J=1, K=0$  the output of N4 is 1 and N3 depends on the value of  $Q'$ . The final output is  $Q=1$  and  $Q'=0$  i.e., set state
4. When  $J=1, K=1$  it is possible to set (or) reset the flip-flop depending on the current state of output. If  $Q=1, Q'=0$  then N4 passes '0' to N2 which produces  $Q'=1, Q=0$  which is reset state. When  $J=1, K=1, Q$  changes to the complement of the last state. The flip-flop is said to be in the toggle state.

The characteristic equation of the JK flip-flop is:

$$Q_{next} = J\overline{Q} + \overline{K}Q$$

JKflip-flopoperation									
<u>Characteristic table</u>				<u>Excitation table</u>					
J	K	Q <sub>next</sub>	Comment	Q	Q <sub>next</sub>	J	K	Comment	
0	0	Q	hold state	0	0	0	X	Nochange	
0	1	0	reset	0	1	1	X	Set	
1	0	1	Set	1	0	X	1	Reset	
1	1	Q	toggle	1	1	X	0	Nochange	

### Tflip-flop:

If the T input is high, the T flip-flop changes state ("toggles") whenever the clock input is strobed. If the T input is low, the flip-flop holds the previous value. This behavior is described by the characteristic equation




Figure:symbol for T flip flop

$$Q_{next} = T \oplus Q = T\bar{Q} + \bar{T}Q \text{ (expanding the XOR operator)}$$

When T is held high, the toggle flip-flop divides the clock frequency by two; that is, if clock frequency is 4 MHz, the output frequency obtained from the flip-flop will be 2 MHz. This "divide by" feature has application in various types of digital counters. A T flip-flop can also be built using a JK flip-flop (J & K pins are connected together and act as T) or D flip-flop (T input and P<sub>previous</sub> is connected to the D input through an XOR gate).

Tflip-flopoperation <sup>[28]</sup>							
<u>Characteristic table</u>				<u>Excitation table</u>			
<i>T</i>	<i>Q</i>	<i>Q<sub>next</sub></i>	Comment	<i>Q</i>	<i>Q<sub>next</sub></i>	<i>T</i>	Comment
0	0	0	holdstate(no clk)	0	0	0	Nochange
0	1	1	holdstate(no clk)	1	1	0	Nochange
1	0	1	Toggle	0	1	1	Complement
1	1	0	Toggle	1	0	1	Complement

**Flipflopoperatingcharacteristics:**

Theoperationcharacteristicsspecifytheperformance,operatingrequirements,andoperating limitations of the circuits. The operation characteristics mentions here apply to all flip- flops regardless of the particular form of the circuit.

**Propagation Delay Time:** is the interval of time required after an input signal has been applied for the resulting output change to occur.

**Set-up Time:**istheminimumintervalrequiredforthe logiclevelstobemaintainedconstantlyon theinputs(JandK,orSandR,orD)priortothetriggeringedgeoftheclockpulseinorderforthe levels to be reliably clocked into the flip-flop.

**Hold Time:** istheminimumintervalrequiredforthe logiclevelstoremainontheinputsafterthe triggering edge of the clock pulse in order for the levels to bereliablyclocked into the flip- flop.

**MaximumClockFrequency:**isthehighestrate that a flip-flop canbereliablytriggered.**Power**

**Dissipation:**isthetotalpowerconsumptionofthedevice. Itisequaltoproductofsupply voltage (V<sub>cc</sub>) and the current (I<sub>cc</sub>).

$$P=V_{cc}.I_{cc}$$


Thepower dissipationofaflipflop isusuallyin mW.

**Pulse Widths:**aretheminimpulsewidthsspecifiedbythemanufacturerfortheClock,SET

and CLEAR inputs.

**Clock transition times:** for reliable triggering, the clock waveform transition times should be kept very short. If the clock signal takes too long to make the transitions from one level to other, the flip flop may either triggering erratically or not trigger at all. Race around Condition

The inherent difficulty of an S-R flip-flop (i.e.,  $S = R = 1$ ) is eliminated by using the feedback connections from the outputs to the inputs of gate 1 and gate 2 as shown in Figure. Truth tables in figure were formed with the assumption that the inputs do not change during the clock pulse (CLK = 1). But the consideration is not true because of the feedback connections.



- Consider, for example, that the inputs are  $J = K = 1$  and  $Q = 1$ , and a pulse as shown in Figure is applied at the clock input.
- After a time interval  $t$  equal to the propagation delay through two NAND gates in series, the outputs will change to  $Q = 0$ . So now we have  $J = K = 1$  and  $Q = 0$ .
- After another time interval of  $t$  the output will change back to  $Q = 1$ . Hence, we conclude that for the time duration of  $T_p$  of the clock pulse, the output will oscillate between 0 and 1. Hence, at the end of the clock pulse, the value of the output is not certain. This situation is referred to as a race-around condition.
- Generally, the propagation delay of TTL gates is of the order of nanoseconds. So if the clock pulse is of the order of microseconds, then the output will change thousands of times within the clock pulse.
- This race-around condition can be avoided if  $t_p < t < T$ . Due to the small propagation delay of the ICs it may be difficult to satisfy the above condition.
- A more practical way to avoid the problem is to use the master-slave (M-S) configuration as discussed below.

### Applications of flip-flops:

**Frequency Division:** When a pulse waveform is applied to the clock input of a J-K flip-flop that is connected to toggle, the  $Q$  output is a square wave with half the frequency of the clock input. If more flip-flops are connected together as shown in the figure below, further division of the clock frequency can be achieved

**Parallel data storage:** a group of flip-flops is called register. To store data of  $N$  bits,  $N$  flip-flops are required. Since the data is available in parallel form. When a clock pulse is applied to all flip-flops simultaneously, these bits will transfer will be transferred to the  $Q$  outputs of the flipflops.

**Serial data storage:** to store data of N bits available in serial form, N number of D-flip-flops is connected in cascade. The clock signal is connected to all the flip-flops. The serial data is applied to the D input terminal of the first flip-flop.

**Transfer of data:** data stored in flip-flops may be transferred out in a serial fashion, i.e., bit-by-bit from the output of one flip-flop or may be transferred out in parallel form.

#### Excitation Tables:


Previous State -> Present State	D
0 -> 0	0
0 -> 1	1
1 -> 0	0
1 -> 1	1

Previous State -> Present State	J	K
0 -> 0	0	X
0 -> 1	1	X
1 -> 0	X	1
1 -> 1	X	0

Previous State -> Present State	S	R
0 -> 0	0	X
0 -> 1	1	0
1 -> 0	0	1
1 -> 1	X	0

Previous State -> Present State	T
0 -> 0	0
0 -> 1	1
1 -> 0	1
1 -> 1	0


#### Conversion of flip-flops:



The key here is to use the excitation table, which shows the necessary triggering signal (S,R,J,K, D and T) for a desired flip-flop state transition :

$Q_t$	$Q_{t+1}$	S	R	J	K	D	T
0	0	0	x	0	x	0	0
0	1	1	0	1	x	1	1
1	0	0	1	x	1	0	1
1	1	x	0	x	0	1	0

**Convert a D-FF to a T-FF:**




We need to design the circuit to generate the triggering signal D as a function of T and Q:  
Consider the excitation table:

$$D = f(T, Q).$$

$Q_t$	$Q_{t+1}$	T	D
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	1

Treating as a function of and current FF state, we have




$$D = T'Q + TQ' = T \oplus Q$$



### Convert a RS-FF to a D-FF:

We need to design the circuit to generate the triggering signals S and R as functions of  $D$  and  $Q$  and consider the excitation table:



$Q_t$	$Q_{t+1}$	D	S	R
0	0	0	0	x
0	1	1	1	0
1	0	0	0	1
1	1	1	x	0

The desired signal  $S$  and  $R$  can be obtained as functions of  $D$  and current FF state from the Karnaugh maps:


	$Q$	0	1
$D$	0	0	0
	1	1	X

	$Q$	0	1
$D$	0	X	1
	1	0	0

$$S = D$$

$$R = D'$$


$$S = D, \quad R = D'$$



### Convert a RS-FF to a JK-FF:

We need to design the circuit to generate the triggering signals S and R as functions of J, K, and  $Q$ .

Consider the excitation table: The desired signal and as functions of, and current FF state can be obtained from the Karnaugh maps:



$Q_t$	$Q_{t+1}$	J	K	S	R
0	0	0	x	0	x
0	1	1	x	1	0
1	0	x	1	0	1
1	1	x	0	x	0

K-maps:


$Q \backslash J$	00	01	11	10
0	0	1	X	X
1	0	1	0	0

$$S = Q'J$$

$Q \backslash J$	00	01	11	10
0	X	0	0	0
1	X	0	1	1

$$R = QK$$

$$S = Q'J, \quad R = QK$$



### The Master-Slave JK Flip-flop:

The Master-Slave Flip-Flop is basically two gated SR flip-flops connected together in a series configuration with the slave having an inverted clock pulse. The outputs from Q and Q' from the "Slave" flip-flop are fed back to the inputs of the "Master" with the outputs of the "Master" flip-flop being connected to the two inputs of the "Slave" flip-flop. This feedback configuration from the slave's output to the master's input gives the characteristic toggle of the JK flip-flop as shown below.

The input signals J and K are connected to the gated "master" SR flip-flop which "locks" the input condition while the clock (Clk) input is "HIGH" at logic level "1". As the clock input of the "slave" flip-flop is the inverse (complement) of the "master" clock input, the "slave" SR flip-flop does not toggle. The outputs from the "master" flip-flop are only "seen" by the gated "slave" flip-flop when the clock input goes "LOW" to logic level "0". When the clock is "LOW", the outputs from the "master" flip-flop are latched and any additional changes to its inputs are ignored. The gated "slave" flip-flop now responds to the state of its inputs passed over by the "master" section. Then on the "Low-to-High" transition of the clock pulse the inputs of the "master" flip-flop are fed through to the gated input of the "slave" flip-flop and on the "High-to-Low" transition

the same inputs are reflected on the output of the "slave" making this type of flip-flop edge or pulse-triggered. Then, the circuit accepts input data when the clock signal is "HIGH", and passes the data to the output on the falling-edge of the clock signal. In other words, the Master-Slave JK Flip-flop is a "Synchronous" device as it only passes data with the timing of the clock signal.

## Sequential Circuit Design

- Steps in the design process for sequential circuits
  - State Diagrams and State Tables
  - Examples
  - Steps in Design of a Sequential Circuit
1. Specification—A description of the sequential circuit. Should include a detailing of the inputs, the outputs, and the operation. Possibly assumes that you have knowledge of digital system basics.
  2. Formulation: Generate a state diagram and/or a state table from the statement of the problem.
  3. State Assignment: From a state table assign binary codes to the states.
  4. Flip-flop Input Equation Generation: Select the type of flip-flop for the circuit and generate the needed input for the required state transitions
  5. Output Equation Generation: Derive output logic equations for generation of the output from the inputs and current state.
  6. Optimization: Optimize the input and output equations. Today, CAD systems are typically used for this in real systems.
  7. Technology Mapping: Generate a logic diagram of the circuit using ANDs, ORs, Inverters, and F/Fs.
  8. Verification: Use a HDL to verify the design.

## Shift registers:


In digital circuits, a **shift register** is a cascade of flip-flops sharing the same clock, in which the output of each flip-flop is connected to the "data" input of the next flip-flop in the chain, resulting in a circuit that shifts by one position the "bit array" stored in it, *shifting in* the data present at its input and *shifting out* the last bit in the array, at each transition of the clock input. More generally, a **shift register** may be multidimensional, such that its "data in" and stage outputs are themselves bit arrays: this is implemented simply by running several shift registers of the same bit-length in parallel.

Shift registers can have both parallel and serial inputs and outputs. These are often configured as **serial-in, parallel-out** (SIPO) or as **parallel-in, serial-out** (PISO). There are also types that have both serial and parallel input and types with serial and parallel output. There are also **bi-directional** shift registers which allow shifting in both directions:  $L \rightarrow R$  or  $R \rightarrow L$ . The serial input and last output of a shift register can also be connected to create a **circular shift register**

Shift registers are a type of logic circuits closely related to counters. They are basically for the storage and transfer of digital data.

## Buffer register:

The buffer register is the simple set of registers. It simply stores the binary word. The buffer may be controlled buffer. Most of the buffer registers used D Flip-flops.



**Figure: logic diagram of 4-bit buffer register**

The figure shows a 4-bit buffer register. The binary word to be stored is applied to the data terminals. On the application of clock pulse, the output word becomes the same as the word applied at the terminals. i.e., the input word is loaded into the register by the application of clock pulse. When the positive clock edge arrives, the stored word becomes:

$$Q_4 Q_3 Q_2 Q_1 = X_4 X_3 X_2 X_1$$

$$Q = X$$

#### **Controlled buffer register:**

If  $\overline{CLR}$  goes LOW, all the FFs are RESET and the output becomes,  $Q = 0000$ .


When  $\overline{CLR}$  is HIGH, the register is ready for action.  $\overline{LOAD}$  is the control input. When  $\overline{LOAD}$  is HIGH, the data bits  $X$  can reach the D inputs of FF's.

$$Q_4 Q_3 Q_2 Q_1 = X_4 X_3 X_2 X_1$$


$$Q = X$$

When  $\overline{LOAD}$  is low, the  $X$  bits cannot reach the FF's.

#### **Data transmission in shift registers:**



Serial-in, serial-out shift register with 4-stages




Parallel-in, serial-out shift register with 4-stages

A number of FF's connected together such that data may be shifted into and shifted out of them is called shift register. Data may be shifted into or out of the register in serial form or in parallel form. There are four basic types of shift registers.

1. Serial in, serial out, shift right, shift registers
2. Serial in, serial out, shift left, shift registers
3. Parallel in, serial out shift registers
4. Parallel in, parallel out shift registers


### **Serial IN, serial OUT, shift right, shift left register:**

The logic diagram of 4-bit serial in serial out, right shift register with four stages. The register can store four bits of data. Serial data is applied at the input D of the first FF. The Q output of the first FF is connected to the D input of another FF. The data is outputted from the Q terminal of the last FF.



When serial data is transferred into a register, each new bit is clocked into the first FF at the positive going edge of each clock pulse. The bit that was previously stored by the first FF is transferred to the second FF. The bit that was stored by the second FF is transferred to the third FF.

### **Serial-in, parallel-out, shift register:**




In this type of register, the data bits are entered into the registers serially, but the data stored in the

register is shifted out in parallel form.

Once the data bits are stored, each bit appears on its respective output line and all bits are available simultaneously, rather than on a bit-by-bit basis with the serial output. The serial-in, parallel out, shift register can be used as serial-in, serial out, shift register if the output is taken from the Q terminal of the last FF.


### Parallel-in, serial-out, shift register:



For a parallel-in, serial out, shift register, the data bits are entered simultaneously into their respective stages on parallel lines, rather than on a bit-by-bit basis on one line as with serial data bits are transferred out of the register serially. On a bit-by-bit basis over a single line.

There are four data lines A, B, C, D through which the data is entered into the register in parallel form. The signal shift/load allows the data to be entered in parallel form into the register and the data is shifted out serially from terminal Q4.

### Parallel-in, parallel-out, shift register




In a parallel-in, parallel-out shift register, the data is entered into the register in parallel form, and also the data is taken out of the register in parallel form. Data is applied to the D input terminals of the FF's. When a clock pulse is applied, at the positive going edge of the pulse, the D inputs are shifted into the Q outputs of the FFs. The register now stores the data. The stored data is available instantaneously for shifting out in parallel form.

### Bidirectional shift register:

A bidirectional shift register is one in which the data bits can be shifted from left to right or from right to left. A fig shows the logic diagram of a 4-bit serial-in, serial out, bidirectional shift register. Right/left is the mode signal, when right/left is a 1, the logic circuit works as a shift register. The bidirectional operation is achieved by using the mode signal and two NAND gates and one OR gate for each stage.

A HIGH on the right/left control input enables the AND gates G1, G2, G3 and G4 and disables the AND gates G5, G6, G7 and G8, and the state of Q output of each FF is passed through the gate to the D input of the following FF. When a clock pulse occurs, the data bits are then effectively shifted one place to the right. A LOW on the right/left control input enables the AND gates G5, G6, G7 and G8 and disables the AND gates G1, G2, G3 and G4 and the Q output of each FF is passed to the D input of the preceding FF. When a clock pulse occurs, the data bits are then effectively shifted one place to the left. Hence, the circuit works as a bidirectional shift register.



**Figure: logic diagram of a 4-bit bidirectional shift register**


### Universal shift register:

A register capable of shifting in one direction only is a unidirectional shift register. One that can shift both directions is a bidirectional shift register. If the register has both serial and parallel load capabilities, it is referred to as a universal shift register. A universal shift register is a bidirectional register, whose input can be either in serial form or in parallel form and whose output also can be in serial form or in parallel form.

The most general shift register has the following capabilities.

1. A clear control to clear the register to 0
2. A clock input to synchronize the operations
3. A shift-right control to enable the shift-right operation and serial input and output lines associated with the shift-right. A shift-left control to enable the shift-left operation and serial input and output lines associated with the shift-left
4. A parallel load control to enable a parallel transfer and then input lines associated with the parallel transfer
5. N parallel output lines
6. A control state that leaves the information in the register unchanged in the presence of the clock.

A universal shift register can be realized using multiplexers. The below fig shows the logic diagram of a 4-bit universal shift register that has all capabilities. It consists of 4 D flip-flops and four multiplexers. The four multiplexers have two common selection inputs  $s_1$  and  $s_0$ . Input 0 in each multiplexer is selected when  $S_1S_0=00$ , input 1 is selected when  $S_1S_0=01$  and input 2 is selected when  $S_1S_0=10$  and input 4 is selected when  $S_1S_0=11$ . The selection inputs control the mode of operation of the register according to the functions entries. When  $S_1S_0=0$ , the present value of the register is applied to the D inputs of flip-flops. The condition forms a path from the output of each flip-flop into the input of the same flip-flop. The next clock edge transfers into each flip-flop the binary value it held previously, and no change of state occurs. When  $S_1S_0=01$ , terminal 1 of the multiplexer input has a path to the D input of the flip-flop. This causes a shift-right operation, with serial input transferred into flip-flop A4. When  $S_1S_0=10$ , a shift-left operation results with the other serial input going into flip-flop A1. Finally when  $S_1S_0=11$ , the binary information on the parallel input lines is transferred into the register simultaneously during the next clock cycle



**Figure: logic diagram 4-bit universal shift register**



### Function table for the register

mode control		
S0	S1	register operation
0	0	No change
0	1	Shift Right
1	0	Shift Left
1	1	Parallel load

### Counters:

**Counter** is a device which stores (and sometimes displays) the number of times a particular event or process has occurred, often in relationship to a clock signal. A Digital counter is a set of flip-flops whose state changes in response to pulses applied at the input to the counter. Counters may be asynchronous counters or synchronous counters. Asynchronous counters are also called ripple counters.

In electronics, counters can be implemented quite easily using register-type circuits such as the flip-flops, and a wide variety of classifications exist:

- Asynchronous (ripple) counter – changing state bits are used as a clock to subsequent state flip-flops
- Synchronous counter – all state bits change under control of a single clock
- Decade counter – counts through ten states per stage
- Up/down counter – counts both up and down, under command of a control input
- Ring counter – formed by a shift register with feedback connection in a ring
- Johnson counter – a twisted ring counter
  - | Cascaded counter
  - | Modulus counter.

Each is useful for different applications. Usually, counter circuits are digital in nature, and count in natural binary. Many types of counter circuits are available as digital building blocks, for example a number of chips in the 4000 series implement different counters.

Occasionally there are advantages to using a counting sequence other than the natural binary sequence such as the binary-coded decimal counter, a linear feedback shift register counter, or a gray-code counter.

Counters are useful for digital clocks and timers, and in other timers, VCR clocks, etc.


## Asynchronous counters:


An asynchronous (ripple) counter is a single [JK-type flip-flop](#), with its J (data) input fed from its own inverted output. This circuit can store one bit, and hence can count from zero to one before it overflows (starts over from 0). This counter will increment once for every clock cycle and take two clock cycles to overflow, so every cycle it will alternate between a transition from 0 to 1 and a transition from 1 to 0. Notice that this creates a new clock with a 50% [duty cycle](#) at exactly half the frequency of the input clock. If this output is then used as the clock signal for a similarly arranged D flip-flop (remembering to invert the output to the input), one will get another 1-bit counter that counts half as fast. Putting them together yields a two-bit counter:

## Two-bit ripple-up-counter using negative edge triggered flip-flop:



Two-bit ripple counter uses two flip-flops. There are four possible states from 2-bit up-counting i.e. 00, 01, 10 and 11.

- The counter is initially assumed to be at state 00 where the outputs of the two flip-flops are noted as  $Q_1Q_0$ . Where  $Q_1$  forms the MSB and  $Q_0$  forms the LSB.
- For the negative edge of the first clock pulse, output of the first flip-flop  $FF_1$  toggles its state. Thus  $Q_1$  remains at 0 and  $Q_0$  toggles to 1 and the counter state is now read as 01.
- During the next negative edge of the input clock pulse  $FF_1$  toggles and  $Q_0 = 0$ . The output  $Q_0$  being a clock signal for the second flip-flop  $FF_2$  and the present transition acts as a negative edge for  $FF_2$  thus toggles its state  $Q_1 = 1$ . The counter state is now read as 10.
- For the next negative edge of the input clock to  $FF_1$  output  $Q_0$  toggles to 1. But this transition from 0 to 1 being a positive edge for  $FF_2$  output  $Q_1$  remains at 1. The counter state is now read as 11.
- For the next negative edge of the input clock,  $Q_0$  toggles to 0. This transition from 1 to 0 acts as a negative edge clock for  $FF_2$  and its output  $Q_1$  toggles to 0. Thus the starting state 00 is attained. Figure shown below





**Two-bit ripple down-counter using negative edge triggered flip-flop:**




A 2-bit down-counter counts in the order 0,3,2,1,0,1.....,i.e, 00,11,10,01,00,11 .....etc. the above fig. shows ripple down counter, using negative edge triggered J-K FFs and its timing diagram.

- For down counting,  $Q_1'$  of FF1 is connected to the clock of FF2. Let initially all the FF1 toggles, so,  $Q_1$  goes from a 0 to a 1 and  $Q_1'$  goes from a 1 to a 0.

- The negative-going signal at  $Q_1'$  is applied to the clock input of FF2, toggles FF2 and, therefore,  $Q_2$  goes from 0 to 1. so, after one clock pulse  $Q_2=1$  and  $Q_1=1$ , I.e., the state of the counter is 11.
- At the negative-going edge of the second clock pulse,  $Q_1$  changes from 1 to 0 and  $Q_1'$  from 0 to 1.
- This positive-going signal at  $Q_1'$  does not affect FF2 and, therefore,  $Q_2$  remains at 1. Hence, the state of the counter after second clock pulse is 10
- At the negative-going edge of the third clock pulse, FF1 toggles. So  $Q_1$  goes from 0 to 1 and  $Q_1'$  from 1 to 0. This negative going signal at  $Q_1'$  toggles FF2 and, so,  $Q_2$  changes from 1 to 0, hence, the state of the counter after the third clock pulse is 01.
- At the negative-going edge of the fourth clock pulse, FF1 toggles. So  $Q_1$  goes from 1 to 0 and  $Q_1'$  from 0 to 1. This positive going signal at  $Q_1'$  does not affect FF2 and, so,  $Q_2$  remains at 0, hence, the state of the counter after the fourth clock pulse is 00.

### Two-bit ripple up-down counter using negative edge triggered flipflop:



**Figure:** asynchronous 2-bit ripple up-down counter using negative edge triggered flipflop


- As the name indicates an up-down counter is a counter which can count both in upward and downward directions. An up-down counter is also called a forward/backward counter or a bidirectional counter. So, a control signal or a mode signal  $M$  is required to choose the direction of count. When  $M=1$  for up counting,  $Q_1$  is transmitted to clock of FF2 and when  $M=0$  for down counting,  $Q_1'$  is transmitted to clock of FF2. This is achieved by using two AND gates and one OR gate. The external clock signal is applied to FF1.
- Clock signal to FF2 =  $(Q_1 \cdot \text{Up}) + (Q_1' \cdot \text{Down}) = Q_1 m + Q_1' M'$

### Design of Asynchronous counters:

To design an asynchronous counter, first we write the sequence, then tabulate the values of reset signal  $R$  for various states of the counter and obtain the minimal expression for  $R$  and  $R'$  using K-Map or any other method. Provide a feedback such that  $R$  and  $R'$  resets all the FF's after the desired count

## Design of a Mod-6 asynchronous counter using TFFs:

A mod-6 counter has six stable states 000, 001, 010, 011, 100, and 101. When the sixth clock pulse is applied, the counter temporarily goes to 110 state, but immediately resets to 000 because of the feedback provided. It is a divide-by-6 counter, in the sense that it divides the input clock frequency by 6. It requires three FFs, because the smallest value of  $n$  satisfying the condition  $N \leq 2^n$  is  $n=3$ ; three FFs can have 8 possible states, out of which only six are utilized and the remaining two states 110 and 111, are invalid. If initially the counter is in 000 state, then after the sixth clock pulse, it goes to 001, after the second clock pulse, it goes to 010, and so on.



**After** sixth clock pulse it goes to 000. For the design, write the truth table with present state outputs Q3, Q2 and Q1 as the variables, and reset R as the output and obtain an expression for R in terms of Q3, Q2, and Q1 that decides the feedback into be provided. From the truth table,  $R = Q_3Q_2$ . For active-low Reset,  $R'$  is used. The reset pulse is of very short duration, of the order of nanoseconds and it is equal to the propagation delay time of the NAND gate used. The expression for R can also be determined as follows.

$$R = 0 \text{ for } 000 \text{ to } 101, R = 1 \text{ for } 110, \text{ and } R = X \text{ for } 111 \quad R = Q_3Q_2Q_1' + Q_3Q_2Q_1 = Q_3Q_2$$

Therefore,


The logic diagram and timing diagram of Mod-6 counter is shown in the above fig. The

truth table is as shown in below.

After pulses	States			
	Q3	Q2	Q1	R
0	0	0	0	0
1	0	0	1	0
2	0	1	0	0
3	0	1	1	0
4	1	0	0	0
5	1	0	1	0
6	1	1	0	1
	↓	↓	↓	
	0	0	0	0
7	0	0	0	0

### Design of a mod-10 asynchronous counter using T-flip-flops:

A mod-10 counter is a decade counter. It is also called a BCD counter or a divide-by-10 counter. It requires four flip-flops (condition  $10 \leq 2^n$  is  $n=4$ ). So, there are 16 possible states, out of which ten are valid and remaining six are invalid. The counter has ten stable states, 0000 through 1001, i.e., it counts from 0 to 9. The initial state is 0000 and after nine clock pulses it goes to 1001. When the tenth clock pulse is applied, the counter goes to state 1010 temporarily, but because of the feedback provided, it resets to initial state 0000. So, there will be a glitch in the waveform of Q2. The state 1010 is a temporary state for which the reset signal  $R=1$ ,  $R=0$  for 0000 to 1001, and  $R=C$  for 1011 to 1111.




The count table and the K-Map for reset are shown in fig. from the K-Map  $R=Q_4Q_2$ . So, feedback is provided from second and fourth FFs. For active-HIGH reset,  $Q_4Q_2$  is applied to the clear terminal. For active-LOW reset  $Q_4Q_2$  is connected  $\overline{CLR}$  of all Flip-flops.

		Q2Q1			
		00	01	11	10
Q4Q3	00				
	01				
	11	X	X	X	X
	10		X	X	1

After pulses	Count			
	Q4	Q3	Q2	Q1
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	0	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	0	1	0	1
10	0	0	0	0

### Synchronous counters:

Asynchronous counters are serial counters. They are slow because each FF can change state only if all the preceding FFs have changed their state. if the clock frequency is very high, the asynchronous counter may skip some of the states. This problem is overcome in synchronous counters or parallel counters. Synchronous counters are counters in which all the flip flops are triggered simultaneously by the clock pulses. Synchronous counters have a common clock pulse applied simultaneously to all flip-flops.



### Design of synchronous counters:

For a systematic design of synchronous counters, the following procedure is used.

**Step 1: State Diagram:** draw the state diagram showing all the possible states. The state diagram, which also be called nth transition diagrams, is a graphical means of depicting the sequence of states through which the counter progresses.

**Step 2: number of flip-flops:** based on the description of the problem, determine the required number of flip-flops. The smallest value of n is such that the number of states  $N \leq 2^n$  and the desired counting sequence.

**Step 3: choice of flip-flops excitation table:** select the type of flip-flop to be used and write the excitation table. An excitation table is a table that lists the present state (ps), the next state (ns) and required excitations.

**Step4:** minimal expressions for excitations: obtain the minimal expressions for the excitations of the FF using K-maps drawn for the excitation of the flip-flops in terms of the present states and inputs.

**Step5:** logic diagram: draw a logic diagram based on the minimal expressions

### Design of asynchronous 3-bit up-down counter using JK flip-flops:

**Step1:** determine the number of flip-flops required. A 3-bit counter requires three FFs. It has 8 states (000,001,010,011,101,110,111) and all the states are valid. Hence no don't cares. For selecting up and down modes, a control or mode signal M is required. When the mode signal M=1 and counts down when M=0. The clock signal is applied to all the FFs simultaneously.

**Step2:** draw the state diagrams: the state diagram of the 3-bit up-down counter is drawn as

**Step3:** select the type of flip flop and draw the excitation table: JK flip-flops are selected and the excitation table of a 3-bit up-down counter using JK flip-flops is drawn as shown in fig.


PS			mode	NS			required excitations					
Q3	Q2	Q1	M	Q3	Q2	Q1	J3	K3	J2	K2	J1	K1
0	0	0	0	1	1	1	1	x	1	x	1	x
0	0	0	1	0	0	1	0	x	0	x	1	x
0	0	1	0	0	0	0	0	x	0	x	x	1
0	0	1	1	0	1	0	0	x	1	x	x	1
0	1	0	0	0	0	1	0	x	x	1	1	x
0	1	0	1	0	1	1	0	x	x	0	1	x
0	1	1	0	0	1	0	0	x	x	0	x	1
0	1	1	1	1	0	0	1	x	x	1	x	1
1	0	0	0	0	1	1	x	1	1	x	1	x
1	0	0	1	1	0	1	x	0	0	x	1	x
1	0	1	0	1	0	0	x	0	0	x	x	1
1	0	1	1	1	1	0	x	0	1	x	x	1
1	1	0	0	1	0	1	x	0	x	1	1	x
1	1	0	1	1	1	1	x	0	x	0	1	x
1	1	1	0	1	1	0	x	0	x	0	x	1
1	1	1	1	0	0	0	x	1	x	1	x	1

**Step4:** obtain the minimal expressions: From the excitation table we can conclude that J1=1 and K1=1, because all the entries for J1 and K1 are either X or 1. The K-maps for J3, K3, J2 and K2 based on the excitation table and the minimal expression obtained from them are shown in fig.



	00	01	11	10
Q3Q2Q1M	1			
			1	
	X	X	X	X
	X	X	X	X

**Step5:** draw the logic diagram: a logic diagram using those minimal expressions can be drawn as shown in fig.



## UNIT IV

### MEMORY DEVICES

#### ROM

The **ROM (Read-Only Memory)** is a type of non-volatile memory that aids in storing and retrieving information on a computer. As the name goes, this type of memory allows memory to be read-only. Since it is non-volatile, it does not require a constant power supply to retain the data stored in it. ROM is read-only and cannot have the data altered easily; thus, it is mainly used for firmware purposes.

In the earlier days, the ROM had to be removed and changed physically to change the contents of the memory. But now, there are new types of ROM which allow limited rewriting of instructions. We shall discuss these special types of ROM

**What are the different types of ROM?**

- PROM
- EPROM
- EEPROM.

#### PROM

The Programmable Read-Only Memory (or the PROM) is a type of ROM that can be programmed only once after its manufacturing.

After the initial programming, no other information can be altered, and the information written on the PROM is permanent. This memory is also described as FEPROM (Field Programmable read-only memory) or an OTP (One-Time Programmable) memory.

This memory is better suited to prototyping and low-volume applications. The process of programming the PROM memory is known as burning. To burn information into a PROM, we need to provide a file containing the required contents to be entered into the PROM. A Gang Programmer/Gang Burner then configures each connection as presented in the file.

When a PROM is initially made, all the bits on the memory read as bit 1. We can also consider this as fused-connections.

If any bit needs to be changed to a 0, it is either etched or burned into the IC, i.e. a large number of current needs to be passed where we do not require a connection and thus blow a fuse. While doing so, if any error occurs in the programming or if there needs to be an update in the information, nothing can be done about it. The entire chip is discarded, and instead a new PROM chip is fabricated, thus having the same data entered into it.

#### EPROM

Another type of ROM that has often replaced the PROM is the EPROM or the **Erasable Programmable Read-Only Memory**. This system uses a MOSFET as its main programmable component in the circuitry. This MOSFET has a 'floating gate', which means that the gate has not been connected yet.

When the chip needs to be programmed, electrons are injected into this floating gate using high voltage, causing the flowing electrons to 'tunnel' into the gate. Once the application of high voltage has been removed, these electrons can no longer escape, thus charging the gate and hence, programming is complete.

When we say 'erasable', we mean that the information can be rewritten (to some extent). To erase the data written into the EPROM, the electrons which have been trapped need to be excited to escape from the MOSFET's gate. For this role, ultraviolet light is used for reprogramming.

The EPROM chip is placed under UV light for some time, ranging between 5 to 30 minutes, after which this memory can be rewritten. An EPROM comes with a small quartz circular window which allows the UV rays to reach the chip. For this reason, the EPROM is also called the 'windowed ROM'.

A programmed EPROM can hold the data programmed in it for a minimum of 10 – 20 years. The

EPROM can be reprogrammed only for a limited number of erasures, as excessive erasing damages the SiO<sub>2</sub> layer and makes the EPROM unreliable.

### EEPROM

The **Electrically Erasable Programmable Read-Only Memory**, also recognized as the EEPROM or the E<sup>2</sup>PROM, is another type of ROM which is extensively used in computing systems. This type of ROM is not only programmed electronically, but also erasures to the information in the memory are done electronically.

Unlike the PROM and the EPROM chips, the EEPROM memory chips need not be removed for programming, thus eliminating any possible delays of correcting or updating the data contained in the memory.

The only problem which arises is that the entire contents of the memory need to be rewritten, and not selective erasure. Like the EPROM, this memory can also be programmed only a limited number of times, about a few hundred times. Modern EEPROMs can be programmed around a few million times.

The EEPROMs are calibrated as arrays of floating-gate transistors. One type of EEPROM is the Flash Memory, where selective updating can be done for the information.

EEPROM is mainly used in digital potentiometers, digital temperature sensors, and real-time clocks.

**EAPROM** stands for **Electrically Alterable Programmable Read-Only Memory**. It is a type of [PROM](#) whose contents can be changed. It acts as a [non-volatile](#) storage device, and its individual [bits](#) can be re-programmed during the course of system operation.

## Random Access Memory (RAM)

RAM is called "Random Access Memory" because through it any storage location can be accessed directly. RAM belongs to the class of **volatile memory** which means if the power supplied to the system goes OFF, then data stored inside the RAM will get lost, that is why RAM is generally used to store only temporary data. Hence, RAM is also known as **data memory**.

- **Memory Write** operation can be defined as the process of storing new information into memory.
- **Memory Read** operation can be defined as the process of transferring the stored information out of memory.
- A RAM is capable of performing both Read and Write operations that is why it is also called **Read/Write**

The block diagram of a RAM can be drawn as:




fig: B.D of  $2^k \times n$  RAM

In the above figure, the size of RAM is  $2^k \times N$ , it means RAM consists of  $2^k$  memory locations and each memory location has a size of  $n$ -bits.

The communication between memory and other devices can be achieved through data lines. Each data line carries one bit of binary information. Data lines are bidirectional in nature, but at any time they act as either input or output lines. During memory write operation data lines act as input lines. An address line carries the desired memory location address for memory read or writes operation.

Read / Write is a control signal. It is used to select either Read or Write operation. If **Read / Write = 0**, then RAM performs write operation. RAM enables or performs either read or write operation only when its **Chip Select (CS) or Memory Enable (MEN)** input is high. If  $CS=0$ , then RAM is disabled.

- **Static Random-Access Memory (SRAM):** SRAM consists of flip-flops to store binary information.
- **Dynamic Random-Access Memory (DRAM):** DRAM consists of CMOS transistors and capacitors. It stored the binary information in the form of electric charges on capacitors.

RAM (Random Access Memory) is the internal memory of the CPU for storing data, program, and program result. It is a read/write memory which stores data until the machine is working. As soon as the machine is switched off, data is erased.



Access time in RAM is independent of the address, that is, each storage location inside the memory is as easy to reach as other locations and takes the same amount of time. Data in the RAM can be accessed randomly but it is very expensive.

RAM is volatile, i.e. data stored in it is lost when we switch off the computer or if there is a power failure. Hence, a backup Uninterruptible Power System (UPS) is often used with computers. RAM is small, both in terms of its physical size and in the amount of data it can hold.

RAM is of two types –

- Static RAM (SRAM)
- Dynamic RAM (DRAM)

## Static RAM (SRAM)

The word **static** indicates that the memory retains its contents as long as power is being supplied. However, data is lost when the power gets down due to volatile nature. SRAM chips use a matrix of 6-transistors and no capacitors. Transistors do not require power to prevent leakage, so SRAM need not be refreshed on a regular basis.

There is extra space in the matrix, hence SRAM uses more chips than DRAM for the same amount of storage space, making the manufacturing costs higher. SRAM is thus used as cache memory and has

very fast access.

### Characteristic of Static RAM

- Long life
- No need to refresh
- Faster
- Used as cache memory
- Large size
- Expensive
- High power consumption

## Dynamic RAM (DRAM)

DRAM, unlike SRAM, must be continually **refreshed** in order to maintain the data. This is done by placing the memory on a refresh circuit that rewrites the data several hundred times per second. DRAM is used for most system memory as it is cheap and small. All DRAMs are made up of memory cells, which are composed of one capacitor and one transistor.

### Characteristics of Dynamic RAM

- Short data lifetime
- Needs to be refreshed continuously
- Slower as compared to SRAM
- Used as RAM
- Smaller in size
- Less expensive
- Less power consumption

### What is ROM?

ROM stands for **Read-only Memory**. It is a type of memory that does not lose its contents when the power is turned off. For this reason, ROM is also called **non-volatile memory**.


Because ROMs are deployed in such a wide variety of applications, there are different types of ROMs suited to different applications across the industry.

### Different Types of ROM

Although all ROM basically serves the same purpose, there are a few different types commonly in use today.

The different types of ROM used in the industry are:

1. **PROM (Programmable ROM)**
2. **EPROM (Erasable Programmable ROM)**
3. **EEPROM (electrically erasable programmable ROM)**
4. **Flash EPROM**
5. **Mask ROM**



Programmable Logic Devices PLDs are the integrated circuits. They contain an array of AND gates & another array of OR gates. There are three kinds of PLDs based on the type of arrays, which has programmable feature.

- Programmable Read Only Memory


- Programmable Array Logic
- Programmable Logic Array

The process of entering the information into these devices is known as **programming**. Basically, users can program these devices or ICs electrically in order to implement the Boolean functions based on the requirement. Here, the term programming refers to hardware programming but not software programming.

## Programmable Read Only Memory PROM

Read Only Memory ROM is a memory device, which stores the binary information permanently. That means, we can't change that stored information by any means later. If the ROM has programmable feature, then it is called as **Programmable ROM PROM**. The user has the flexibility to program the binary information electrically once by using PROM programmer.

PROM is a programmable logic device that has fixed AND array & Programmable OR array. The **block diagram** of PROM is shown in the following figure.



Here, the inputs of AND gates are not of programmable type. So, we have to generate  $2^n$  product terms by using  $2^n$  AND gates having  $n$  inputs each. We can implement these product terms by using  $n \times 2^n$  decoder. So, this decoder generates ' $n$ ' **min terms**.

Here, the inputs of OR gates are programmable. That means, we can program any number of required product terms, since all the outputs of AND gates are applied as inputs to each OR gate. Therefore, the outputs of PROM will be in the form of **sum of min terms**.


### Example

Let us implement the following **Boolean functions** using PROM.

$$A(X,Y,Z)=\sum m(5,6,7) \quad A(X,Y,Z)=\sum m(5,6,7)$$

$$B(X,Y,Z)=\sum m(3,5,6,7) \quad B(X,Y,Z)=\sum m(3,5,6,7)$$


The given two functions are in sum of min terms form and each function is having three variables  $X$ ,  $Y$  &  $Z$ . So, we require a 3 to 8 decoder and two programmable OR gates for producing these two functions. The corresponding **PROM** is shown in the following figure.



Here, 3 to 8 decoder generates eight min terms. The two programmable OR gates have the access of all these min terms. But, only the required min terms are programmed in order to produce the respective Boolean functions by each OR gate. The symbol 'X' is used for programmable connections.

## Programmable Array Logic PAL

PAL is a programmable logic device that has Programmable AND array & fixed OR array. The advantage of PAL is that we can generate only the required product terms of Boolean function instead of generating all the min terms by using programmable AND gates. The **block diagram** of PAL is shown in the following figure.





Here, the inputs of AND gates are programmable. That means each AND gate has both normal and complemented inputs of variables. So, based on the requirement, we can program any of those inputs. So, we can generate only the required **product terms** by using these AND gates.

Here, the inputs of OR gates are not of programmable type. So, the number of inputs to each OR gate will be of fixed type. Hence, apply those required product terms to each OR gate as inputs. Therefore, the outputs of PAL will be in the form of **sum of products form**.


## Example

Let us implement the following **Boolean functions** using PAL.

$$A = XY + XZ' \quad A = XY + XZ'$$

$$B = XY' + YZ' \quad B = XY' + YZ'$$

The given two functions are in sum of products form. There are two product terms present in each Boolean function. So, we require four programmable AND gates & two fixed OR gates for producing those two functions. The corresponding **PAL** is shown in the following figure.




The **programmable AND gates** have the access of both normal and complemented inputs of variables. In the above figure, the inputs  $X$ ,  $X'$ ,  $Y$ ,  $Y'$ ,  $Z$  &  $Z'$ , are available at the inputs of each AND gate. So, program only the required literals in order to generate one product term by each AND gate. The symbol 'X' is used for programmable connections.

Here, the inputs of OR gates are of fixed type. So, the necessary product terms are connected to inputs of each **OR gate**. So that the OR gates produce the respective Boolean functions. The symbol '.' is used for fixed connections.

## Programmable Logic Array PLA

PLA is a programmable logic device that has both Programmable AND array & Programmable OR array. Hence, it is the most flexible PLD. The **block diagram** of PLA is shown in the following figure.



Here, the inputs of AND gates are programmable. That means each AND gate has both normal and complemented inputs of variables. So, based on the requirement, we can program any of those inputs. So, we can generate only the required **product terms** by using these AND gates.

Here, the inputs of OR gates are also programmable. So, we can program any number of required product terms, since all the outputs of AND gates are applied as inputs to each OR gate. Therefore, the outputs of PAL will be in the form of **sum of products form**.


### Example

Let us implement the following **Boolean functions** using PLA.

$$\begin{aligned} A &= XY + XZ' & A &= XY + XZ' \\ B &= XY' + YZ + XZ' & B &= XY' + YZ + XZ' \end{aligned}$$

The given two functions are in sum of products form. The number of product terms present in the given Boolean functions A & B are two and three respectively. One product term,  $Z'XZ'X$  is common in each function.

So, we require four programmable AND gates & two programmable OR gates for producing those two functions. The corresponding **PLA** is shown in the following figure.



The **programmable AND gates** have the access of both normal and complemented inputs of variables. In the above figure, the inputs  $X$ ,  $X'$ ,  $Y$ ,  $Y'$ ,  $Z$  &  $Z'$ , are available at the inputs of each AND gate. So, program only the required literals in order to generate one product term by each AND gate.

All these product terms are available at the inputs of each **programmable OR gate**. But, only program the required product terms in order to produce the respective Boolean functions by each OR gate. The symbol 'X' is used for programmable connections.

#### WEB RESOURCES UNIT IV PLD'S

[https://www.tutorialspoint.com/digital\\_circuits/digital\\_circuits\\_programmable\\_logic\\_devices.htm#](https://www.tutorialspoint.com/digital_circuits/digital_circuits_programmable_logic_devices.htm#)

#### unit 1,2,3

file:///C:/Users/ksaji/Downloads/Digital-Logic-Design-3%20(2).pdf