


UNIT - 2

COMBINATIONAL CIRCUITS & SEQUENTIAL CIRCUITS

Introduction :-

- When logic gates are connected together to produce a specified o/p for certain specified combinations of i/p variables, with no storage involved, the resulting circuit is called Combinational circuit.
- In combinational logic, the o/p variables are at all times dependant on the combination of "i/p" variables.
- A Combinational ckt consists of i/p variables, logic gate, and o/p variables.
- The logic gates accept signals from the i/p variables and generate o/p signals.
- The below figure shows the block diagram of a combinational ckt.




Analysis Procedure :-

- The analysis of a Combinational ckt is the procedure by which we can determine the function that the circuit implements.
- In this procedure from the given ckt diagram we have to obtain a set of Boolean functions for o/p's of circuit, a truth table (or) a possible explanations of the ckt operation.


→ Let's see the procedure to determine the Boolean functions for o/p's of circuits from the given circuits.

1. first makes sure that given circuit is combinational circuit and not the sequential circuit.
2. The combinational circuit has logic gates with no feedback path (or) memory elements.
3. Label all gate o/p's that are a function of I/P variables with arbitrary symbols, and determine the boolean functions for each gate o/p.
4. Label the gates that are a function of I/P variables and previously labeled gates and determine the boolean function for them.
5. Repeat the step 3 until the Boolean function for o/p's of the circuit are obtained
6. finally, substituting previously defined boolean functions, obtain the o/p Boolean functions in terms of I/P variables.

Example:-1. obtain the boolean function for o/p's of the given circuit



Sol:- After labeling the gate o/p's, the boolean functions at the o/p's of each gate as shown in figure



$$F_1 = Y_7B = (Y_5 + Y_2)B$$

$$= (\bar{Y}_1 + \bar{Y}_2)B$$

∴ where $\bar{Y}_1 = \overline{ABC}$, $\bar{Y}_2 = \overline{BC}$. then we get

$$F_1 = (\overline{ABC} + \overline{BC})B$$

$$= [(\overline{A} + \overline{B} + \overline{C}) + \overline{BC}]B$$

$$= \overline{AB} + B\overline{B} + \overline{C}B + B\overline{C}$$

$$= \bar{A}B + \bar{A}\bar{C}B$$

$$F_1 = (\bar{A} + \bar{C})B$$

$$F_2 = Y_6Y_8 \Rightarrow (Y_3 + Y_4)Y_8$$

$$= ((A+B) + (A+C))\bar{B}$$

$$= (A+B+A+C)\bar{B} \Rightarrow (A+B+C)\bar{B}$$

$$F_2 = (A+C)\bar{B}$$

∴ The truth table for given logic circuit

| A | B | C | Y_1 | Y_2 | Y_3 | Y_4 | Y_5 | Y_6 | Y_7 | Y_8 | F_1 | F_2 |
|---|---|---|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 |

Design using conventional logic gates →

Example 2 →

The design procedure of the Combinational circuit involves following steps

1. The problem definition.

2. The determination of number of available i/p variables and required o/p variables.
3. Assigning letter symbols to i/p and o/p variables.
4. The derivation of truth table indicating the relationship b/w i/p and o/p variables.
5. Obtain simplified boolean expression for each o/p.
6. obtain the logic diagram.

Example :- Design a combination logic circuit with three i/p variables that will produce a logic 1 o/p when more than one i/p variables are logic 1.

Sol:- Given problem specifies that three i/p variables and one o/p variable.

→ we assume A, B, and C are three i/p variables and assign "Y" as a o/p variable.

→ The relationship b/w i/p and o/p variable can be tabulated in below.

| A | B | C | Y |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

Now we obtain the simplified Boolean expression for o/p variable "Y" using k-map simplification.

Group $F_1 = \overline{A}BC + ABC$

$$F_1 = BC(A + \overline{A})$$

$$F_1 = BC$$

| | | 00 | 01 | 11 | 10 | Σ |
|----------|---|----|-----------------|-----------------|------|----------|
| | | A | $\overline{B}C$ | $B\overline{C}$ | BC | |
| Σ | 0 | 0 | 0 | 1 | 1 | 1 |
| | 1 | 0 | 1 | 1 | 1 | 1 |

Group $F_2 = AB\overline{C} + A\overline{B}\overline{C}$
 $= AB(C + \overline{C})$

$$F_2 = AB$$


Group $F_3 = A\overline{B}C + ABC$
 $= AC(B + \overline{B})$

$$F_3 = AC$$

$$\therefore F = F_1 + F_2 + F_3$$

$$F = AB + BC + AC$$

Logic diagram :-



Adders :-

4

- Digital computers perform various arithmetic operations
- The most basic operations no doubt, is the addition of two binary digits.
- This simple addition consists of four possible elementary operations, namely.
 - $0+0 = 0$
 - $0+1 = 1$
 - $1+0 = 1$
 - $1+1 = 10_2$
- The first three operations produce a sum whose length is one digit, but when the last operation performed sum is two digits.
- The higher significant bit of this result is called Carry, and lower significant bit called Sum.
- The logic circuit which performs this operation is called a half-adder.
- The circuit which performs addition of three bits is a full adder.

Half adder :-

- The half adder operation needs two binary i/p's and two binary o/p's.
- The truth table gives the relationship b/w i/p and o/p variables of half-adder operation.

| Inputs | | outputs | |
|--------|---|---------|-------|
| A | B | Sum | Carry |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |




fig :- Block diagram of half adder.

Q. map Simplification of Carry and Sum.

for Carry

| | 0 | 1 |
|---|---|---|
| 0 | 0 | 0 |
| 1 | 0 | 1 |

$$F = AB$$


for Sum

| | 0 | 1 |
|---|---|---|
| 0 | 0 | 1 |
| 1 | 1 | 0 |

$$F = A\bar{B} + \bar{A}B$$

$$F = A \oplus B$$

logic diagram of half adder :-



Limitation of half adder :-

- In multidigit addition we have to add two bits along with the carry of previous digit addition.
- Effectively such addition requires addition of three bits.
- This is not possible with half adder.
- Hence half adder is not used in practise.

FULL ADDER :-

- A full-adder is a combinational circuit that performs the arithmetic sum of three I/P bits.
- It consists of three P/Ps and two O/Ps.
- The truth table for full adder is shown below.

| inputs | | | outputs | |
|--------|---|---|---------|-----|
| A | B | C | carry | sum |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 |






fig :- Block diagram of full adder

fig :- Truth table of full adder.

K-map Simplification for Carry and Sum.



$$\text{Cout} = AB + A\text{Cin} + B\text{Cin}$$

$$\begin{aligned} \text{Sum} = & \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} \\ & + ABC. \end{aligned}$$

The Boolean function for sum can be further simplified as follows:

$$\text{Sum} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + AB\bar{C}$$


$$= C(\bar{A}\bar{B} + AB) + \bar{C}(A\bar{B} + \bar{A}B)$$

$$= C(A \oplus B) + \bar{C}(A \oplus B)$$

$$= C \underbrace{[A \oplus B]}_{\bar{A}} + \bar{C} \underbrace{[A \oplus B]}_A \quad \leftarrow \bar{C} + AC = C \oplus A$$

$$\text{Sum} = C \oplus A \Rightarrow C \oplus (A \oplus B)$$

Logic diagram for full adder can be implemented in Boolean function.



Subtractors :-

→ A full adder can also be implemented with two half-adders and one OR gate.




fig :- Implementation of full-adder with two half-adders and an OR gate.

SUBTRACTORS :-

→ The subtraction consists of four possible elementary operations, namely -

$$0-0 = 0$$

$$0-1 = 1 \text{ with } 1 \text{ borrow}$$

$$1-0 = 1$$

$$1-1 = 0$$

HALF-SUBTRACTORS:-

→ A half subtractor is a combinational circuit that performs subtraction in two bits and produces their difference.

→ It also has an o/p to specify if a 1 has been borrowed.

→ The truth table for half subtractor is given below.

| I/Ps | | O/Ps |
|------|---|----------------|
| A | B | Diff Borrow |
| 0 | 0 | 0 0 |
| 0 | 1 | 1 1 |
| 1 | 0 | 1 0 |
| 1 | 1 | 0 0 |

K-map Simplification for half Subtractor :-

for difference

| | \bar{B} | B |
|-----------|-----------|-------|
| \bar{A} | 0 | 0 |
| A | 1 | 1 |
| | D_1 | D_2 |

for borrow


| | \bar{B} | B |
|-----------|-----------|-------|
| \bar{A} | 0 | 0 |
| A | 1 | 0 |
| | B_1 | B_2 |

$$Diff = \bar{A}B + A\bar{B}$$

$$Borrow = \bar{A}B$$

$$D_i = A \oplus B$$

logic diagram :-



FULL-SUBTRACTOR :-

- A Full-Subtractor is a combinational circuit that performs a subtraction b/w two bits, taking into account borrow of the least significant stage.
- This ckt has three i/p's and two o/p's.
- The two o/p's D and B are denoted by difference and borrow.
- The truth table for full subtractor as shown in below.

| Inputs | Outputs | | | |
|--------|---------|---|---|------|
| A | B | C | D | Bout |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

K-map Simplification @ for D and Bout.

for difference

| BC | | BC | | | |
|----|---|----|----|----|----|
| | | 00 | 01 | 11 | 10 |
| A | 0 | 0 | 1 | 0 | 0 |
| | 1 | 1 | 0 | 1 | 0 |

$$D = \overline{A} \overline{B} C + \overline{A} B \overline{C} + A \overline{B} C + A B \overline{C}$$

for Borrow

| BC | | BC | | | |
|----|---|----|----|----|----|
| | | 00 | 01 | 11 | 10 |
| A | 0 | 0 | 1 | 1 | 1 |
| | 1 | 0 | 0 | 1 | 0 |

$$B = \overline{A} \overline{C} + \overline{A} B + B C$$

$$D = C \oplus (A \oplus B)$$

→ The boolean function for D (difference) can be simplified

$$D = \overline{A} \overline{B} C + \overline{A} B \overline{C} + A \overline{B} C + A B \overline{C}$$

$$\therefore C [\overline{A} \overline{B} + A B] + \overline{C} [\overline{A} B + A \overline{B}]$$

$$\therefore C [A \oplus B] + \overline{C} [A \oplus B]$$

$$\Rightarrow C[\overline{A \oplus B}] + \overline{C}[A \oplus B]$$

$$D \Rightarrow C \oplus [A \oplus B]$$

The borrow o/p for circuit shown below.

$$B = \overline{AB} + (\overline{AB} + \overline{AB})BC$$

$$\Rightarrow \overline{AB} + (AB + \overline{AB})C \quad \left(\because BC=1\right)$$

$$= \overline{AB} + AB + \overline{AB}C$$

$$= \overline{AB}(1+C) + ABC + \overline{ABC}$$

$$= \overline{AB} + \overline{ABC} + ABC + \overline{ABC} \quad \left(\because A + \overline{A} = 1\right)$$

$$= \overline{AB} + BC[A + \overline{A}] + \overline{ABC}$$

$$= \overline{AB} + BC + \overline{ABC}$$


$$= \overline{AB}[1+C] + BC + \overline{ABC}$$

$$= \overline{AB} + \overline{ABC} + BC + \overline{ABC}$$


$$\Rightarrow \overline{AB} + \overline{AC}[B + \overline{B}] + BC$$

$$B_{out} = \overline{AB} + \overline{AC} + BC$$

Implementation full adders subtractors using half-subtractor and OR-gate



Logic diagram for full Subtractor:-



BINARY ADDER / PARALLEL ADDER :-

- A single full-adder is capable of adding two one-bit numbers and an input carry.
- In order to add binary numbers more than one-bit, additional full-adders must be employed.
- A n-bit parallel adder can be constructed using no. of full-adder circuits connected in parallel.
- The below block diagram shows of n-bit parallel adder using no. of full adder circuits connected in cascade.

→ is Carry o/p of each adder is connected to the carry i/p of the next higher-order adder.




fig :- Block diagram of n-bit parallel adder

Example :- Design a 4-bit parallel adder using full adders.

Sol:- The below diagrams shows the block diagram and logic symbol for 4-bit parallel adder.

→ Here least significant position, carry i/p of full-adder

Ps made "0"




fig :- Block diagram for 4-bit parallel adder.






fig:- logic symbol for 4-bit Parallel adder.

→ Ic no. of the Binary parallel adder is 74LS 83 / 74LS 283

→ The functional symbol for the 74LS 283



2. Design an 8-bit adder using two 74283's



BINARY SUBTRACTOR / PARALLEL SUBTRACTOR :-

→ The subtraction of binary numbers can be done most conveniently by means of Complements.

→ Remember that the subtraction $A-B$ can be done by taking \bar{a} 's complement of B and adding to it a .

→ The \bar{a} 's complement can be obtained by taking the a 's complement and adding one to the least

Significant pair of bits.

- The 1's complement can be implemented with inverters and a 1 can be added to the sum through the i/p carry.




fig :- 4-bit parallel Subtractor.

PARALLEL ADDER-SUBTRACTOR :-

- The addition and subtraction operations can be combined into one circuit with one common binary adder.

→ This is done by including exclusive OR gate with each of full Adders as shown below figure.

→ The mode i/p M Controls the operation of the circuit.

→ When $M=0$, the circuit is an adder; and when $M=1$, the circuit becomes a Subtractor.

→ Each Exclusive-OR gate receive i/p m and one of the i/p's of B.

→ When $M=0$, we have $B \oplus 0 = B$. The full adder receive the value of B, the i/p carry is "0".

→ The BiPs are all Complemented and a 1 is added through the I/P carry.

→ The circuit performs the operation A plus the complement of B. ie "A-B"




fig :- 4-bit adder-Subtractor -

Comparison b/w serial and parallel adder :-

| Serial Adder | Parallel Adder |
|---|--|
| 1. Serial adder uses shift Register. | Parallel adder uses registers with parallel load capacity. |
| 2. The Serial adder requires only one full-adder ckt | The no. of full-adder ckts in the parallel adder equal to the no. of bits in the binary numbers. |
| 3. The Serial adder is a Sequential ckt | Excluding the registers, the parallel adder is a purely combinational ckt. |
| 4. Time required for addition depends on no. of bits. | Time required for addition does not depend on no. of bits. |
| 5. It is slower. | It is faster. |

DECIMAL ADDER :-

- The digital systems handle the decimal numbers in the form of binary coded decimal numbers (BCD).
- A BCD adder is a circuit that adds two BCD and produce a sum digit also in BCD.
- BCD uses 10 digits, 0 to 9 which are represented in the binary form 0000 to 1001.
- When we write BCD number say 526, it can be represented as

5 2 6
↓ ↓ ↓
0101 0010 0110

- The addition of two BCD numbers can be best understood by considering the three cases that occur when two BCD digits are added.

Sum equals 9 (or) less with carry 0

Let us consider additions of 3 and 6 in BCD

$$\begin{array}{r} 6 \\ + 3 \\ \hline 9 \end{array} \quad \begin{array}{r} 0110 \rightarrow \text{BCD for 6} \\ 0011 \rightarrow \text{BCD for 3} \\ \hline 1001 \leftarrow \text{BCD for 9.} \end{array}$$

Sum equal 9 (or) less with carry 1

Let us consider 8

$$\begin{array}{r} 1000 \rightarrow \text{BCD for 8} \\ 1001 \rightarrow \text{BCD for 9} \\ \hline 00010001 \leftarrow \text{Incorrect BCD} \end{array}$$

$$\begin{array}{r}
 & 1000 \\
 +9 & \\
 \hline
 17 & \\
 \end{array}
 \quad
 \begin{array}{r}
 0001\ 0001 \\
 0000\ 0110 \\
 \hline
 0001\ 0111
 \end{array}
 \quad
 \text{BCD for } 17$$

↓ ↓

Sum greater than 9 with carry :-

Let us consider addition of 6 and 8

$0110 \rightarrow \text{BCD for } 6$

$1000 \rightarrow \text{BCD for } 8$

$\begin{array}{r} +6 \\ \hline 14 \end{array}$ $\begin{array}{r} 0110 \\ 1000 \\ \hline 1110 \end{array} \leftarrow \text{Invalid BCD number}$

Add "6" for (0110) for invalid BCD number then we can get the valid BCD number.

$$\begin{array}{r}
 0110 \\
 1000 \\
 \hline
 1110
 \end{array}$$

$$\begin{array}{r}
 0110 \\
 0000 \\
 \hline
 0001\ 0100
 \end{array}
 \leftarrow \text{valid BCD number.}$$

→ The logic circuit to detect sum greater than 9 can be determined by simplifying the boolean expression of the given table.

| Inputs | | | | o/p's |
|--------|-------|-------|-------|-------|
| S_3 | S_2 | S_1 | S_0 | Y |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |

| | | | | |
|------|---|---|---|---|
| 16 → | 1 | 0 | 1 | 0 |
| 11 → | 1 | 0 | 1 | 1 |
| 12 → | 1 | 1 | 0 | 0 |
| 13 → | 1 | 1 | 0 | 1 |
| 14 → | 1 | 1 | 1 | 0 |
| 15 → | 1 | 1 | 1 | 1 |

| $S_3 S_2 S_1 S_0$ | 00 | 01 | 11 | 10 |
|-------------------|----|----|----|----|
| 00 | 0 | 0 | 0 | 0 |
| 01 | 0 | 1 | 3 | 2 |
| 11 | 0 | 0 | 0 | 0 |
| 10 | 5 | 7 | 1 | 1 |
| | 11 | 11 | 11 | 11 |
| | 12 | 13 | 15 | 14 |
| | 0 | 0 | 1 | 1 |
| | 9 | 11 | 10 | |

Group 1 Group 2

$$\therefore Y = S_3 S_2 + S_3 S_1.$$

The o/p $Y=1$ indicates sum is greater than 9.

→ with this information we can draw the block diagram of BCD adder as shown in below-




fig :- Block diagram of BCD Adder

Example 1:-

1. Design 8-bit BCD adder using IC 74283
- Sol:- To implement 8-bit BCD adder we have to cascade two 4-bit BCD adders.
- In cascade connection carry o/p of the lower position (digit) is connected as a carry i/p of the higher position (digit).
 - The below figure shows the block diagram of 8-bit "bcd" adders.




fig: 8-bit BCD adder using 4x4&3.

Binary MULTIPLIER:-

- The combination circuit implemented to perform multiplication is called combinational multiplier.
- The advance in VLSI technology have made it possible to build combinational circuits that performs $n \times n$ bit multiplication for fairly large values of n .
- Let us generalised the multiplication process for 4×4 multiplier for two assigned numbers, integers. multiplicand $A = A_3 A_2 A_1 A_0$, and multiplier $B = B_3 B_2 B_1 B_0$.
- The below shows the, each shifted multiplicand which is multiplied by either 0 (or) 1 depending on

Corresponding multiplier bit is called partial product.




Fig :- u by u-bit binary multiplication

- The first partial product is formed by multiplying "B₀" by A₃ A₂ A₁ A₀
- The 2nd partial product is formed by multiplying "B₁" by A₃ A₂ A₁ A₀
- The 3rd partial product is formed by multiplying "B₂" by A₃ A₂ A₁ A₀
- The 4th partial product is formed by multiplying "B₃" by A₃ A₂ A₁ A₀

14





fig:- 4x4-bit binary multiplier .

DECODERS :-

- A decoder is a multiple-i/p, multiple o/p logic circuit which converts coded inputs into coded outputs where the i/p and o/p codes are different.
- The i/p code generally has fewer bits than the output code.
- Each i/p code word produces a different o/p code word.
- The general structure of the decoder circuit is shown below.



- The encoded information is presented as n-i/p's producing 2^n possible outputs.
- The 2^n output values from 0 to $2^n - 1$.

BINARY DECODER :-

- A decoder which has an n-bit binary i/p code and a one activated output out-of- 2^n o/p code is called binary decoder.
- The below figure shows a to 4 decoder.
- Here 2^2 input are decoded into four outputs, each output representing one of the minterms of the 2-i/p variables.

→ The truth table for a-to-decoder as shown below. 15

| Inputs | | | outputs | | | |
|--------|---|---|---------|-------|-------|-------|
| En | A | B | Y_3 | Y_2 | Y_1 | Y_0 |
| 1 | x | x | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 |

$$Y_0 = \overline{A} \overline{B}$$

$$Y_1 = \overline{A} B$$

$$Y_2 = A \overline{B}$$


$$Y_3 = AB$$

→ In the truth table if enable i/p is En=1 one and only one of the o/p's Y_0 to Y_3 is active for given.

→ The o/p Y_0 is active, i.e. $Y_0=1$, when $A=B=0$.


→ The " Y_1 " " " " $Y_1=1$ " " $A=0, B=1$ ".

→ If enable input is 0, i.e. $EN=0$, then all the outputs are "0".



→ The logic diagram of 8-to-8 decoder.

16



74X138 3-to-8 decoder :-

→ The 74X138 is commercially available 3-to-8 decoder.

→ It accepts three binary inputs (A, B and C) and enable, provides eight individual active low outputs ($Y_0 - Y_7$).

→ The device has three inputs, two active low, and enable ($\overline{G}_2A, \overline{G}_2B$)

one active high (Y_1) - The truth table and logic symbol shown in below.




fig:- logic symbol of 74x138-

| inputs | | | | | | outputs | | | | | | | |
|----------|----------|-------|---|---|---|-------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| G_{2B} | G_{2A} | G_1 | C | B | A | \bar{Y}_7 | \bar{Y}_6 | \bar{Y}_5 | \bar{Y}_4 | \bar{Y}_3 | \bar{Y}_2 | \bar{Y}_1 | \bar{Y}_0 |
| 1 | x | x | x | x | x | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| x | 1 | x | x | x | x | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| x | x | 0 | x | x | x | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

17

74x139 Dual 2-to-4 decoder :-

- The 74x139 consists of two independent and identical 2-to-4 decoders.
- The enable inputs and outputs of IC 74x139 are active low.
- The figure shows the logic symbol and truth table for 74x139.
- The truth table for one half of a 74x139 dual 2-to-4 decoder.
- The truth table for other half is same as first half.





fig :- logic symbol for 74x139.

| I/P'S | | | O/P'S | | | |
|-------|---|---|----------------|----------------|----------------|----------------|
| G | A | B | Y ₃ | Y ₂ | Y ₁ | Y ₀ |
| 1 | X | X | Φ | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 1 | 0 |
| 0 | 0 | 1 | 1 | 1 | 0 | Φ |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 |


Cascading Binary DECODERS :-

- Binary decoder circuits can be connected together
 - ~ to form larger decoder circuit as shown in below.
- The below figure shows the 4x16 decoder using two 3x8 decoders.



→ When $D=0$ the top decoder is enabled and other is disabled. Thus the bottom decoder o/p's are all 1's and the top eight o/p's generate minterms 0000 to 0111. When $D=1$ the enable is reversed and generate o/p's from 1000 to 1111.

Design 5-to-32 decoder using one 2-to-4 decoder and four 3-to-8 decoder ICs. L8



BCD to 7 segment ~~de~~ display decoder:-

- In most practical applications, seven segment displays are used to give a visual indication of the output states of digital ICs such as decade latches, decade counters etc.
- The special BCD to seven segment decoder/driver ICs are used to convert the BCD signal into a form suitable for driving these displays.
- In this section, we are going to study LED and LCD decoders/drivers for seven segment displays.
- The table for the segment activated during each digit display.

| Digits | Segment activated. | Display. |
|--------|--------------------|---|
| 0 | a, b, c, d, e, f | $\begin{array}{c} \text{f} \\ \\ \text{e} \\ \\ \text{d} \\ \\ \text{c} \\ \\ \text{b} \end{array}$ |
| 1 | b, c | $\begin{array}{c} \text{b} \\ \\ \text{c} \end{array}$ |
| 2 | a, b, d, e, g | $\begin{array}{c} \text{a} \\ \\ \text{b} \\ \\ \text{g} \\ \\ \text{e} \\ \\ \text{d} \end{array}$ |
| 3 | a, b, c, d, g | $\begin{array}{c} \text{a} \\ \\ \text{b} \\ \\ \text{g} \\ \\ \text{c} \\ \\ \text{d} \end{array}$ |

4

b, c, f, g

5

a, c, d, f, g

6

a, c, d, e, f, g

7

a, b, c

8

a, b, c, d, e, f, g

9

a, b, c, d, f, g.

f1 $\frac{1}{b}$
 $\frac{1}{g} \frac{1}{c}$ f1 $\frac{a}{b}$
 $\frac{1}{d}$ f1 $\frac{a}{c}$
 $\frac{1}{d} \frac{1}{b} \frac{1}{c}$
 d a
 $\frac{1}{b}$

1. c

a
 $\frac{1}{b}$ f1 $\frac{1}{b}$
 $\frac{1}{d} \frac{1}{g} \frac{1}{c}$

d

f1 $\frac{a}{b}$
 $\frac{1}{g} \frac{1}{e}$

d


digit

| | A | B | C | D | a | b | c | d | e | f | g |
|---|---|---|---|---|---|---|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 2 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 3 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 4 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 6 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 7 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 9 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |

The above truth table BCD - common - cathode
4-segment decoder/driver.

| Digit | A B C D | a b c d e f g |
|-------|---------|---------------|
| 0 | 0 0 0 0 | 0 0 0 0 0 0 1 |
| 1 | 0 0 0 1 | 0 0 0 1 1 1 1 |
| 2 | 0 0 1 0 | 0 0 1 0 0 1 0 |
| 3 | 0 0 1 1 | 0 0 0 0 1 1 0 |
| 4 | 0 1 0 0 | 1 0 0 1 1 0 0 |
| 5 | 0 1 0 1 | 0 1 0 0 1 0 0 |
| 6 | 0 1 1 0 | 0 1 0 0 0 0 0 |
| 7 | 0 1 1 1 | 0 0 0 1 1 1 1 |
| 8 | 1 0 0 0 | 0 0 0 0 0 0 0 |
| 9 | 1 0 0 1 | 0 0 0 0 0 1 0 |

K-map Simplification :-



$\Sigma m/0$ for d

| | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 00 | 1 | 0 | 1 | 1 |
| 01 | 0 | 1 | X | 1 |
| 11 | X | X | X | X |
| 10 | 1 | 1 | X | X |

$$d = \overline{B}D + C\bar{D} + B\bar{C}D + \bar{B}\bar{C}D + A$$

$\Sigma m/0$ for e

| | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 00 | 1 | 0 | 3 | 2 |
| 01 | 0 | 0 | 0 | 1 |
| 11 | X | X | X | X |
| 10 | 1 | 0 | X | X |

$$\therefore e = \overline{B}\bar{D} + C\bar{D}$$

For f

$\Sigma m/0$

| | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 00 | 1 | 0 | 0 | 0 |
| 01 | 0 | 1 | 0 | 1 |
| 11 | X | X | X | X |
| 10 | 1 | 1 | X | X |

$$\text{for } f = A + \overline{C}\bar{D} + B\bar{C} + B\bar{D}$$


$\Sigma m/0$ for g

| | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 00 | 0 | 0 | 1 | 2 |
| 01 | 1 | 0 | 7 | 6 |
| 11 | X | X | X | X |
| 10 | 1 | 1 | X | X |


$$g = A + B\bar{C} + B\bar{C}D + C\bar{D}$$

logic diagram


for a




for b




For C' r




For D




For C' r



~~For F~~ For F




For g



ENCODERS :-

- An encoder is a digital circuit that performs the inverse operation of a decoder.
- An encoder has 2^n input lines and n -output lines.
- In encoder the output lines generate the binary code corresponding to the I/P value.
- The below figure shows the general structure of the encoder circuit.




Decimal to BCD Encoder :-

- The decimal to BCD encoder, usually has ten I/P lines and four O/P lines.
- The decoded decimal data act as an I/P for encoder and encoded BCD output is available on the four output lines.
- The logic symbol for decimal to BCD encoder is shown in below. It is $74xx147$.
- Both input and output lines are asserted active low.

| Decimal Inputs | | | | | | | | | | BCD o/p's | | | | |
|----------------|---|---|---|---|---|---|---|---|---|-----------|---|---|---|---|
| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

$$A = \underline{8+9}, \quad B = 4+5+6+7, \quad C = 2+3+6+7$$

$$D = 1+3+5+7+9$$



22

Octal to Binary Encoder :-

- It is well-known that binary-to-octal decoder accepts 3 input code and activates one of eight output lines corresponding to that code.
- An octal-to-binary encoder performs the opposite function; it accepts eight inputs and produces a 3-bit output code corresponding to the activated input.
- The truth table for 8-to-3 encoder is shown below.

| Inputs | | | | | | | | outputs | | |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| D ₀ | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | D ₇ | Y ₂ | Y ₁ | Y ₀ |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |

$$Y_0 = D_1 + D_3 + D_5 + D_7 ; \quad Y_1 = 2t + 3t + 6t + 7t,$$

$$Y_2 = 4t + 5t + 6t + 7t$$




fig:- logic symbol 8 to 3 decoder

Decimal -to -BCD Encoder :-

- A decimal -to -BCD encoder is one with ten i/p's corresponding to ten decimal digits (0 to 9) and four outputs (A, B, C, D) representing the BCD value of input decimal digit.
- The truth table for decimal -to -BCD Encoder is shown in below


| Decimal inputs | | | | | | | | BCD outputs | | | | | | |
|----------------|---|---|---|---|---|---|---|-------------|---|---|---|---|---|---|
| | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |

→ Here the o/p A is high whenever 8(OR) 9 is high, therefore

$$A = 8+9$$

$$B = 4+5+6+7, C = 2+4+6+7$$

$$D = 1+3+5+7+9$$



Priority Encoder :-

- A priority encoder is an encoder that includes the priority function.
- The operation of the priority encoder is such that if two (or) more inputs are equal to 1 at the same time, the input having the highest priority will take precedence.
- The truth table of a four bit input, encoder is given below table.

| Inputs | | | | Outputs | |
|--------|----|----|----|---------|----|
| D0 | D1 | D2 | D3 | Y1 | Y0 |
| 0 | 0 | 0 | 0 | X | X |
| 1 | 0 | 0 | 0 | 0 | 0 |
| X | 1 | 0 | 0 | 0 | 1 |
| X | X | 1 | 0 | 1 | 0 |
| X | X | X | 1 | 1 | 1 |

K-map Simplification of Y1 and Y0

for Y1

| D3 | D2 | D1 | D0 | |
|----|----|----|----|----|
| 00 | 00 | 01 | 10 | 10 |
| X | 0 | 0 | 0 | |
| 0 | - | - | 1 | |
| 1 | 1 | + | 0 | |
| 1 | - | 1 | 1 | |
| 10 | 1 | 1 | 1 | |
| | 6 | 9 | 4 | 8 |


$$Y_1 = D_2 + D_3$$

K-map for Y0

| D3 | 00 | 01 | 10 | 11 |
|----|----|----|----|----|
| 00 | 0 | 0 | 0 | 1 |
| 01 | 0 | 0 | 0 | 0 |
| 10 | X | X | X | X |
| 11 | 1 | 1 | 1 | 1 |
| | 8 | 9 | 10 | 11 |

$$Y_0 = D_2 + D_1 \bar{D}_2$$

- It to 3 priority encoder is having the ^{ay}
"IC value" is same as the priority encoder
by using four input
- IC value is a Decimal to BCD priority Encoder.
- COMPARATOR :-
~~an an~~
- A magnitude Comparator is a combinational circuit that compares the magnitude of two numbers (A and B) and generates one of the following outputs: $A=B$, $A < B$, and $A > B$.
- The block diagram of a single-bit magnitude Comparator is shown below.



- The truth table of the single bit magnitude Comparator is

| inputs | | outputs | | |
|--------|---|---------|---------|---------|
| A | B | $A > B$ | $A = B$ | $A < B$ |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |

→ Here the function of the $A \geq B$ is having
 $A > B = \overline{AB}$

$$A < B = \overline{AB} \text{ and } A = B = AB + \overline{AB}$$

Assume $x_i^o = A_i \oplus B_i = AOB$


$$x_i^o = A_i^o \oplus B_i^o = \overline{AB} + AB$$

→ The logic diagram for $A \geq B$, $A < B$ and $A = B$


For $A > B$



For $A < B$



For $A = B$



4-Bit magnitude Comparator :-

→ A 4-bit magnitude Comparator compares two 4-bit numbers A and B gives one of the following outputs : $A = B$, $A < B$ and $A \geq B$.

→ Let $A = A_3 A_2 A_1 A_0$, $B = B_3 B_2 B_1 B_0$ be the two 4-bit numbers are compared.

→ The steps involved in comparing two 4-bit numbers are :-

→ The following table shows the steps involved by comparing the two 4-bit numbers are.

| A_3B_3 | A_2B_2 | A_1B_1 | A_0B_0 | $A > B$ | $A \leq B$ | $A = B$ |
|------------------|----------------|----------------|----------------|---------|------------|---------|
| $A_3 > B_3$ | x | x | x | 1 | 0 | 0 |
| $A_3 \wedge B_3$ | | | | 0 | 1 | 0 |
| $A_3 = B_3$ | $A_2 > B_2$ | x | x | 1 | 0 | 0 |
| x_3 | $A_2 \leq B_2$ | . | . | 0 | 1 | 0 |
| $A_3 = B_3$ | $A_2 = B_2$ | $A_1 > B_1$ | x | 1 | 0 | 0 |
| x_3 | x_2 | $A_1 \leq B_1$ | | 0 | 1 | 0 |
| $A_3 = B_3$ | $A_2 = B_2$ | $A_1 = B_1$ | $A_0 > B_0$ | 1 | 0 | 0 |
| x_3 | x_2 | x_1 | $A_0 \leq B_0$ | 0 | 1 | 0 |
| x_3 | x_2 | x_1 | x_0 | 0 | 0 | 1 |

$$\rightarrow A > B = A_3 \bar{B}_3 + x_3 \bar{A}_2 B_2 + x_3 x_2 \bar{A}_1 B_1 + x_3 x_2 x_1 \bar{A}_0 B_0$$

$$A \leq B = \bar{A}_3 B_3 + x_3 \bar{A}_2 B_2 + x_3 x_2 \bar{A}_1 B_1 + x_3 x_2 x_1 \bar{A}_0 B_0$$


$$A = B = x_3 x_2 x_1 x_0$$

→ The logic diagram for $A > B$, $A \leq B$ and $A = B$ is shown in below.

where $x_3 = A\bar{B}_1 + \bar{A}_1 B_1$ ($i=3, 2, 1, 0$)

$$x_3 = A_3 \bar{B}_0 + \bar{A}_3 B_3, x_2 = A_2 \bar{B}_2 + \bar{A}_2 B_2$$

$$x_1 = A_1 \bar{B}_1 + \bar{A}_1 B_1, x_0 = A_0 \bar{B}_0 + \bar{A}_0 B_0$$



EXAMPLE 4.17 Implement the following logic function using an 8×1 MUX:

$$F(A, B, C, D) = \sum m(1, 3, 4, 11, 12, 13, 14, 15)$$

Solution

EXAMPLE 4.18 Implement the following function using 8 : 1 MUX

$$F(x, y, z) = \Sigma m(0, 2, 3, 5)$$

Solution

ly.

- 5 Implement the following function with a MUX:
- $F(a, b, c) = \sum m(1, 3, 5, 6)$ \rightarrow a, b, c
as select inputs

4.9 Realize the logic expression given below using a

- (ii) 16:1 MUX

$$F = \Sigma m(0, 1, 3, 5, 8, 11, 12, 14, 15).$$

4.10 Implement the logic expression given below using a

CODE CONVERTERS :-

26

- There is a wide variety of binary code used in digital systems.
- Some of these codes are binary-coded decimal (BCD), excess-3, Gray code and so on.
- Many times, it is required to convert one code to another.

Binary to BCD Converter :-

- Let us see the truth table for Binary to BCD converter is shown below.

| Binary Code | | | | BCD Code | | | | |
|-------------|---|---|---|----------------|----------------|----------------|----------------|----------------|
| A | B | C | D | B ₄ | B ₃ | B ₂ | B ₁ | B ₀ |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |

| | | | |
|---|---|---|---|
| 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 |

k-map simplification :-

AB/CD For B_0

| | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 00 | 0 | 1 | 1 | 0 |
| 01 | 0 | 1 | 1 | 0 |
| 11 | 0 | 1 | 1 | 0 |
| 10 | 0 | 1 | 1 | 0 |

$$\text{For } B_0 B_0 = D$$

AB/CD For B_1

| | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 00 | 0 | 1 | 1 | 1 |
| 01 | 0 | 0 | 1 | 1 |
| 11 | 1 | 1 | 0 | 0 |
| 10 | 0 | 0 | 0 | 0 |

Group 1

(Group 1)

$$G_1 = \overline{A}\overline{B}CD + \overline{A}\overline{B}C\overline{D}$$

$$+ \overline{A}BCD + \overline{A}B\overline{C}D$$

$$\Rightarrow \overline{ACD}(B+\overline{B}) + \overline{AC}\overline{D}$$

$$(B+\overline{B})$$

$$= \overline{ACD} + \overline{A}\overline{C}\overline{D}$$

$$= \overline{AC}(D+\overline{D})$$

$$G_1 = \overline{AC}$$

$$G_2 = AB\overline{C}\overline{D} + A\overline{B}C\overline{D}$$

$$= ABD$$

$$\therefore B_1 = \overline{AC} + ABD$$

For B_2

AB/CD

| | 00 | 01 | 11 | 10 |
|----|----|----|----|----|
| 00 | 0 | 1 | 0 | 0 |
| 01 | 1 | 1 | 1 | 1 |
| 11 | 0 | 0 | 1 | 1 |
| 10 | 0 | 0 | 0 | 0 |

$$\text{Group 1} = \overline{ABC}\overline{D} + \overline{ABC}D + \overline{AB}\overline{C}D + \overline{ABC}\overline{D}$$

$$\Rightarrow \overline{ABC}(D+\overline{D}) + \overline{ABC}(D+\overline{D})$$

$$= \overline{ABC} + \overline{ABC}$$

$$= \overline{AB}(C+\overline{C})$$

$$G_1 = \overline{AB}$$

$$\text{Group } G_2 = \overline{ABC}D + \overline{ABC}\overline{D} + ABCD + ABC\overline{D}$$

$$\Rightarrow \overline{ABC}(D+\overline{D}) + ABC(D+\overline{D})$$

$$= \overline{ABC} + ABC \Rightarrow G_2 = BC$$

$$B_2 = \overline{AB} + BC$$

For B_3

| $ABCD$ | 00 | 01 | 10 | 11 |
|--------|----|----|----|----|
| 00 | 0 | 1 | 3 | 2 |
| 01 | 0 | 0 | 0 | 0 |
| 10 | 0 | 0 | 0 | 0 |
| 11 | 1 | 1 | 0 | 0 |

$$B_3 = D\bar{C}\bar{B}$$

For B_4

| $ABCD$ | 00 | 01 | 11 | 10 |
|--------|----|----|----|----|
| 00 | 0 | 0 | 3 | 2 |
| 01 | 0 | 6 | 0 | 0 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 0 | 0 | 1 | 1 |

$$\begin{aligned} \text{Group 1} &= AB\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}CD + ABCD \\ &= AB\bar{C}(D+\bar{D}) + A\bar{B}C(D+\bar{D}) \end{aligned}$$

$$\Rightarrow AB(C+\bar{C})$$

$$G_1 = AB$$

Group 2

$$\Rightarrow ABCD + A\bar{B}C\bar{D} + A\bar{B}C\bar{D} + A\bar{B}CD$$

$$= ABC(D+\bar{D}) + A\bar{B}C(D+\bar{D})$$

$$= ABC + A\bar{B}C$$


$$= AC(B+\bar{B})$$

$$G_2 = AC$$

$$\therefore B_4 = G_1 + G_2$$

$$B_4 = AC + AB$$

logic diagram :-



DE

Binary-To-GRAY CODE CONVERTER:-

- The Input to the 4-bit binary to Gray code converter circuit is a n -bit binary and output is a n -bit Gray code.
- There are, 16, possible combinations of n -bit binary input and all of them are valid.
- The conversion of the binary to Gray code truth table is shown in below

| Input | Output |
|---|---|
| B ₄ B ₃ B ₂ B ₁ | G ₄ G ₃ G ₂ G ₁ |
| 0 0 0 0 | 0 0 0 0 |
| 0 0 0 1 | 0 0 0 1 |
| 0 0 1 0 | 0 0 1 1 |
| 0 0 1 1 | 0 0 1 0 |
| 0 1 0 0 | 0 1 1 0 |
| 0 1 0 1 | 0 1 1 1 |
| 0 1 1 0 | 0 1 0 1 |
| 0 1 1 1 | 0 1 0 0 |
| 1 0 0 0 | 1 1 0 0 |
| 1 0 0 1 | 1 1 0 1 |
| 1 0 1 0 | 1 1 1 1 |
| 1 0 1 1 | 1 1 1 0 |
| 1 1 0 0 | 1 0 1 0 |

| | |
|-------------------|---|
| $B_4 B_3 B_2 B_1$ | $\bar{B}_4 \bar{B}_3 \bar{B}_2 \bar{B}_1$ |
| 1 1 0 1 | 1 0 1 1 |
| 1 1 1 0 | 1 0 0 1 |
| 1 1 1 1 | 1 0 0 0 |

K-Simplification :-

For G_{24}

| $B_4 B_3 B_2 B_1$ | 00 | 01 | 11 | 10 |
|-------------------|----|----|----|----|
| 00 | 0 | 0 | 0 | 0 |
| 01 | 0 | 0 | 0 | 0 |
| 11 | 1 | 1 | 1 | 1 |
| 10 | 1 | 1 | 1 | 1 |

$$G_{24} = B_4$$

For G_{23}

| $B_4 B_3 B_2 B_1$ | 00 | 01 | 11 | 10 |
|-------------------|----|----|----|----|
| 00 | 0 | 0 | 0 | 0 |
| 01 | 1 | 1 | 1 | 1 |
| 11 | 0 | 0 | 0 | 0 |
| 10 | 1 | 1 | 1 | 1 |

f_1

f_2

$$\begin{aligned} f_1 &= \bar{B}_4 \bar{B}_3 \bar{B}_2 \bar{B}_1 + \bar{B}_4 B_3 \bar{B}_2 \bar{B}_1 \\ &\quad + \bar{B}_4 B_3 B_2 \bar{B}_1 + \bar{B}_4 B_3 B_2 \bar{B}_1 \\ &= \bar{B}_4 \bar{B}_2 B_3 (\bar{B}_1 + \bar{B}_1) + \bar{B}_4 B_3 B_2 (\bar{B}_1 + \bar{B}_1) \end{aligned}$$

$$\Rightarrow \bar{B}_4 \bar{B}_2 B_3 + \bar{B}_4 B_3 B_2$$

$$\Rightarrow \boxed{\bar{B}_4 B_3} = f_1$$

$$\begin{aligned} f_2 &= B_4 \bar{B}_3 \bar{B}_2 \bar{B}_1 + B_4 \bar{B}_3 \bar{B}_2 B_1 + B_4 \bar{B}_3 B_2 \bar{B}_1 + B_4 \bar{B}_3 B_2 B_1 \\ &\quad + B_4 \bar{B}_3 \bar{B}_2 (\bar{B}_1 + \bar{B}_1) + B_4 \bar{B}_3 B_2 (\bar{B}_1 + \bar{B}_1) \\ &= B_4 \bar{B}_3 B_2 + B_4 \bar{B}_3 \bar{B}_2 \end{aligned}$$

$$f_2 = B_4 \bar{B}_3$$

$$f_3 = f_1 + f_2 \Rightarrow \bar{B}_4 B_3 + B_4 \bar{B}_3$$

$$\boxed{f_3 \Rightarrow = B_4 \oplus B_3}$$

B_3/B_2 for B_2

| | | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|
| | | 00 | 1 | 1 | 1 |
| | | 01 | 1 | 1 | 0 |
| | | 11 | 1 | 1 | 0 |
| | | 10 | 1 | 1 | 0 |
| | | 00 | 1 | 1 | 1 |
| | | 01 | 1 | 1 | 0 |
| | | 11 | 1 | 1 | 0 |
| | | 10 | 1 | 1 | 0 |

$$\begin{aligned}
 F_1 &= \overline{B_4} B_3 B_2 B_1 + \overline{B_4} \overline{B_3} B_2 \overline{B_1} \\
 &\quad + B_4 \overline{B_3} B_2 B_1 + B_4 \overline{B_3} B_2 \overline{B_1} \\
 &= \overline{B_4} \overline{B_3} B_2 (B_1 + \overline{B_1}) + B_4 \overline{B_3} B_2 (B_1 + \overline{B_1}) \\
 &= \overline{B_4} \overline{B_3} B_2 + B_4 \overline{B_3} B_2 \\
 &= \overline{B_3} B_2 (B_4 + \overline{B_4})
 \end{aligned}$$

$$F_1 = \overline{B_3} B_2$$

$$\begin{aligned}
 F_2 &= B_4 B_3 \overline{B_2} \overline{B_1} + \overline{B_4} B_3 \overline{B_2} B_1 + B_4 \overline{B_3} \overline{B_2} \overline{B_1} + B_4 B_3 \overline{B_2} B_1 \\
 &= \overline{B_4} B_3 \overline{B_2} (B_1 + \overline{B_1}) + B_4 \overline{B_3} \overline{B_2} (B_1 + \overline{B_1}) + B_4 B_3 \overline{B_2} (B_1 + \overline{B_1}) \\
 &= \overline{B_4} B_3 \overline{B_2} + B_4 \overline{B_3} \overline{B_2} \\
 &= \overline{B_2} B_3 (B_4 + \overline{B_4})
 \end{aligned}$$

$$F_2 = \overline{B_2} B_3$$

$$G_2 = F_1 + F_2 \Rightarrow G_2 = \overline{B_3} B_2 + \overline{B_3} \overline{B_2}$$

$$G_2 = B_3 \oplus B_2$$

B_3/B_1 for B_1

| | | 00 | 01 | 11 | 10 |
|--|--|----|----|----|----|
| | | 00 | 1 | 1 | 1 |
| | | 01 | 1 | 1 | 1 |
| | | 11 | 1 | 1 | 1 |
| | | 10 | 1 | 1 | 1 |
| | | 00 | 1 | 1 | 1 |
| | | 01 | 1 | 1 | 1 |
| | | 11 | 1 | 1 | 1 |
| | | 10 | 1 | 1 | 1 |

$$\begin{aligned}
 F_1 &= \overline{B_4} B_3 \overline{B_2} B_1 + \overline{B_4} B_3 \overline{B_2} B_1 + B_4 \overline{B_3} \overline{B_2} B_1 \\
 &\quad + B_4 \overline{B_3} \overline{B_2} B_1 \\
 &= \overline{B_4} \overline{B_3} B_1 (B_2 + \overline{B_2}) + B_4 \overline{B_3} B_1 (B_2 + \overline{B_2}) \\
 &= \overline{B_4} \overline{B_3} B_1 + B_4 \overline{B_3} B_1 \\
 &= \overline{B_2} B_1 (B_4 + \overline{B_4})
 \end{aligned}$$

$$F_1 = \overline{B_2} B_1$$


$$\begin{aligned}
 F_2 &= \overline{B_4} \overline{B_3} B_2 \overline{B_1} + \overline{B_4} B_3 B_2 \overline{B_1} + B_4 B_3 B_2 \overline{B_1} + B_4 \overline{B_3} B_2 \overline{B_1} \\
 &\Rightarrow \overline{B_4} B_2 \overline{B_1} (B_3 + \overline{B_3}) + B_4 B_2 \overline{B_1} (B_3 + \overline{B_3}) \\
 &= B_2 \overline{B_1} (B_4 + \overline{B_4})
 \end{aligned}$$

$$F_2 = B_2 \overline{B_1}$$

$$G_1 = F_1 + F_2$$

$$G_2 = B_2 \oplus B_1$$

logic diagram :-



| B_4 | B_3 | B_2 | B_1 | G_1 | G_2 | G_3 | G_4 | Output |
|-------|-------|-------|-------|-------|-------|-------|-------|--------|
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

DESIGN 4-BIT GRAY TO BINARY CODE CONVERTER

- The I/p to the 4-bit Gray to Binary Code Converter Circuit is 4-bit Gray Code and output 4-bit Binary.
- There are 16 Combinations of 4-bit Gray Code Input all of them are valid.
- The truth table for Gray to Binary Code Converter is shown below.

| Input G ₄ G ₃ G ₂ G ₁ | O/P i B ₄ B ₃ B ₂ B ₁ |
|--|--|
| 0 0 0 0 | 0 0 0 0 |
| 0 0 0 1 | 0 0 0 1 |
| 0 0 1 1 | 0 0 1 0 |
| 0 0 1 0 | 0 0 1 1 |
| 0 1 0 0 | 0 1 0 0 |
| 0 1 0 1 | 0 1 0 1 |
| 0 1 1 1 | 0 1 1 0 |
| 0 1 1 0 | 0 1 1 1 |
| 1 0 0 0 | 1 0 0 0 |
| 1 0 0 1 | 1 0 0 1 |
| 1 0 1 0 | 1 0 1 0 |
| 1 0 1 1 | 1 0 1 1 |
| 1 1 0 0 | 1 1 0 0 |
| 1 1 0 1 | 1 1 0 1 |
| 1 1 1 0 | 1 1 1 1 |
| 1 1 1 1 | 1 1 1 0 |

| | |
|-----------------------------|-----------------------------|
| $G_4 \oplus G_3 \oplus G_1$ | $G_4 \oplus G_3 \oplus G_1$ |
| 1000 | 1111 |

K-map Simplification :-

| G ₄ G ₃ G ₂ G ₁ for B ₄ | | | | |
|--|---------|---------|---------|---------|
| 00 | 01 | 11 | 10 | |
| 00 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 |
| 01 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 |
| 11 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 |
| 10 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 |

| G ₄ G ₃ G ₂ G ₁ for B ₃ | | | | |
|--|---------|---------|---------|---------|
| 00 | 01 | 11 | 10 | |
| 00 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 |
| 01 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 |
| 11 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 |
| 10 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 |

$$G = B_4 \oplus G_4$$

$$B_3 = G_4 \oplus G_3$$


| G ₄ G ₃ G ₂ G ₁ for B ₂ | | | | |
|--|---------|---------|---------|---------|
| 00 | 01 | 11 | 10 | |
| 00 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 |
| 01 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 | 1 1 1 1 |
| 11 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 |
| 10 | 1 1 1 1 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 |

$$B_2 = G_4 \oplus G_3 \oplus G_2$$

| G ₄ G ₃ G ₂ G ₁ for B ₁ | | | | |
|--|---------|---------|---------|---------|
| 00 | 01 | 11 | 10 | |
| 00 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 |
| 01 | 1 1 1 1 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 |
| 11 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 |
| 10 | 1 1 1 1 | 0 0 0 0 | 0 0 0 0 | 0 0 0 0 |

$$B_1 = G_4 \oplus G_3 \oplus G_2 \oplus G_1$$

logic diagram :-



DESIGN OF 4-BIT BCD-to-Ex-3 CODE CONVERTER :-

- BCD means dual BCD.
- The 4-bit Input BCD code ($B_4 B_3 B_2 B_1$) and the Corresponding output Ex-3 code ($x_4 x_3 x_2 x_1$) numbers are shown in the conversion table.
- The i/p combinations 1010, 1011, 1100, 1101, 1110, 1111 are invalid BCD.

→ So they are treated as don't cares.

K-map simplification

| | | B ₄ B ₃ for X ₄ | |
|-------------------------------|----|--|----|
| | | 00 | 01 |
| B ₂ B ₁ | 00 | 0 | 0 |
| | 01 | 1 | 1 |
| x ₄ | 10 | 0 | 1 |
| | 11 | X | X |
| F ₁ | 00 | 1 | 1 |
| | 10 | 1 | 1 |
| F ₂ | 00 | 1 | 1 |
| | 10 | 1 | 1 |
| F ₃ | 00 | 1 | 1 |
| | 10 | 1 | 1 |

$$F_1 = \overline{B}_4 B_3 B_2 B_1 + \overline{B}_4 B_3 B_2 \overline{B}_1 + B_4 B_3 B_2 B_1 \\ + B_4 B_3 B_2 \overline{B}_1$$

$$\Rightarrow \overline{B}_4 B_3 B_2 (B_1 + \overline{B}_1) + B_4 B_3 B_2 (B_1 + \overline{B}_1)$$

$$\Rightarrow \overline{B}_4 B_3 B_2 + B_4 B_3 B_2$$

$$\Rightarrow B_2 B_3 (B_4 + \overline{B}_4)$$

$$F_1 = B_2 B_3$$

$$\begin{aligned}
 f_2 &= \bar{B}_4 B_3 \bar{B}_2 B_1 + \bar{B}_4 B_3 B_2 B_1 + B_4 B_3 \bar{B}_2 B_1 + B_4 B_3 B_2 B_1 \\
 &\Rightarrow \bar{B}_4 B_3 B_1 (B_2 + \bar{B}_2) + B_4 B_3 B_1 (B_2 + \bar{B}_2) \\
 &\Rightarrow \bar{B}_4 B_3 B_1 + B_4 B_3 B_1 \\
 &\Rightarrow B_3 B_1 (B_3 + \bar{B}_4)
 \end{aligned}$$

$$f_2 = B_3 B_1$$

$$\begin{aligned}
 f_3 &= B_4 B_3 \bar{B}_2 \bar{B}_1 + B_4 B_3 \bar{B}_2 B_1 + B_4 B_3 B_2 B_1 + B_4 B_3 B_2 \bar{B}_1 \\
 &\Rightarrow B_4 B_3 \bar{B}_2 (B_1 + B_1)
 \end{aligned}$$

$$\begin{aligned}
 f_3 &= \boxed{B_4 B_3 \bar{B}_2 \bar{B}_1 + B_4 B_3 \bar{B}_2 B_1 + B_4 B_3 B_2 B_1 + B_4 B_3 B_2 \bar{B}_1} \rightarrow B_4 B_3 \\
 &+ \boxed{B_4 \bar{B}_3 \bar{B}_2 \bar{B}_1 + B_4 \bar{B}_3 \bar{B}_2 B_1 + B_4 \bar{B}_3 B_2 B_1 + B_4 \bar{B}_3 B_2 \bar{B}_1} \rightarrow \bar{B}_4 \bar{B}_3 \\
 &\Rightarrow B_4 B_3 + B_4 \bar{B}_3 \\
 &\Rightarrow B_4 (B_3 + \bar{B}_3)
 \end{aligned}$$

$$f_3 = B_4$$

$$\therefore X_4 = B_3 B_2 + B_3 B_1 + B_4$$

For X_3

| $B_4 B_3$ | 00 | 01 | 11 | 10 |
|-----------|----|----|----|----|
| 00 | 0 | 1 | 1 | 1 |
| 01 | 1 | 0 | 0 | 0 |
| 11 | X | X | X | X |
| 10 | 12 | 13 | 15 | 14 |
| B_3 | 0 | 1 | X | X |
| f_1 | 8 | 9 | 11 | 10 |

$$f_1 = \bar{B}_4 \bar{B}_3 \bar{B}_2 B_1 + \bar{B}_4 \bar{B}_3 B_2 B_1 + B_4 \bar{B}_3 \bar{B}_2 B_1$$

$$+ B_4 \bar{B}_3 B_2 B_1 \\ \Rightarrow \bar{B}_4 \bar{B}_3 B_1 (B_2 + \bar{B}_2) + B_4 \bar{B}_3 B_1 (\bar{B}_2 + B_2)$$

$$\begin{aligned}
 f_2 &\Rightarrow \bar{B}_4 \bar{B}_3 B_1 + B_4 \bar{B}_3 B_1 \\
 &\Rightarrow \bar{B}_3 B_1 (B_4 + \bar{B}_4)
 \end{aligned}$$

$$f_1 = \bar{B}_3 B_1$$

$$\begin{aligned}
 F_2 &= \bar{B}_4 \bar{B}_3 B_2 B_1 + \bar{B}_4 \bar{B}_3 B_2 \bar{B}_1 + \bar{B}_4 \bar{B}_3 B_2 B_1 + B_4 \bar{B}_3 B_2 \bar{B}_1 \\
 &= \bar{B}_4 \bar{B}_3 B_2 (B_1 + \bar{B}_1) + B_4 \bar{B}_3 B_2 (B_1 + \bar{B}_1) \\
 &= \bar{B}_4 \bar{B}_3 B_2 + \bar{B}_3 B_2 B_4
 \end{aligned}$$

$$F_2 = \bar{B}_3 B_2$$

$$\begin{aligned}
 F_3 &= \bar{B}_4 B_3 \bar{B}_2 \bar{B}_1 + B_4 B_3 \bar{B}_2 \bar{B}_1 \\
 &= B_4 B_3 \bar{B}_2 \bar{B}_1 (B_1 + \bar{B}_1)
 \end{aligned}$$

$$F_3 = B_3 \bar{B}_2 \bar{B}_1$$

$$\therefore X_3 = \bar{B}_3 \bar{B}_1 + \bar{B}_3 B_2 + B_3 \bar{B}_2 \bar{B}_1$$

For X_2

| $B_4 B_3$ | 00 | 01 | 10 | 11 |
|-----------|----|----|----|----|
| 00 | 0 | 1 | 0 | 1 |
| 01 | 1 | 0 | 1 | 0 |
| 10 | x | x | x | x |
| 11 | 1 | 0 | 1 | x |

$$\begin{aligned}
 F_1 &= \bar{B}_4 \bar{B}_3 \bar{B}_2 \bar{B}_1 + \bar{B}_4 B_3 \bar{B}_2 \bar{B}_1 + B_4 \bar{B}_3 B_2 \bar{B}_1 \\
 &\quad + B_4 \bar{B}_3 \bar{B}_2 B_1 \\
 &= \bar{B}_4 \bar{B}_3 \bar{B}_1 (B_3 + \bar{B}_3) + B_4 \bar{B}_2 \bar{B}_1 (B_3 + \bar{B}_3)
 \end{aligned}$$

$$F_1 = \bar{B}_2 \bar{B}_1$$

$$\begin{aligned}
 F_2 &= \bar{B}_4 \bar{B}_3 B_2 B_1 + \bar{B}_4 \bar{B}_3 B_2 \bar{B}_1 + B_4 B_3 B_2 B_1 + B_4 \bar{B}_3 B_2 \bar{B}_1 \\
 &= B_4 B_2 B_1 (B_3 + \bar{B}_3) + B_4 \bar{B}_2 B_1 (B_3 + \bar{B}_3)
 \end{aligned}$$

$$F_2 = B_2 B_1$$

$$\therefore X_2 = \bar{B}_2 \bar{B}_1 + B_1 B_2$$

$$\therefore X_2 = B_1 \odot B_2$$

For $x_1 = 1$

| | 00 | 01 | 10 | |
|----|----|----|----|---|
| 00 | 1 | 0 | 0 | 1 |
| 01 | 1 | 0 | 0 | 1 |
| 10 | X | X | X | X |
| | 1 | 0 | X | 1 |
| | 0 | 1 | 0 | 0 |


$$\begin{aligned}
 x_1 &= \bar{B}_4 \bar{B}_3 \bar{B}_2 \bar{B}_1 + \bar{B}_4 B_3 \bar{B}_2 \bar{B}_1 + B_4 \bar{B}_3 B_2 \bar{B}_1 \\
 &\quad + \bar{B}_4 \bar{B}_3 B_2 \bar{B}_1 + \bar{B}_4 B_3 B_2 \bar{B}_1 + B_4 B_3 B_2 B_1
 \end{aligned}$$

$$\begin{aligned}
 &= \bar{B}_4 \bar{B}_2 \bar{B}_1 (B_3 + \bar{B}_3) + B_4 \bar{B}_3 \bar{B}_1 (B_2 + \bar{B}_2) + \bar{B}_4 B_2 \bar{B}_1 (B_3 + \bar{B}_3) \\
 &\quad + B_4 B_2 \bar{B}_1 (B_3 + \bar{B}_3)
 \end{aligned}$$

$$= \bar{B}_4 \bar{B}_1$$

$$\boxed{x_1 = B_1}$$

logic diagram :-



DESIGN OF BCD - GRAY CODE CONVERTER :-

The BCD to Gray code conversion table is shown in below.

For a 4-bit BCD code minterms, 10, 11, 12, 13 and 15 are don't care,

| <u>BCD</u> | <u>Gray</u> | <u>X5-3 Code</u> |
|------------|-------------|------------------|
| 0000 | 0000 | 0 0 1 1 |
| 0001 | 0001 | 0 1 0 0 |
| 0010 | 0011 | 0 1 0 1 |
| 0011 | 0010 | 0 1 1 0 |
| 0100 | 0110 | 0 1 1 1 |
| 0101 | 0111 | 1 0 0 1 |
| 0110 | 0101 | 1 0 1 0 |
| 0111 | 0100 | 1 0 1 1 |
| 1000 | 1100 | 1 1 0 0 |
| 1001 | 1101 | - - - - |

R-map Simplification :-

| <u>B₄B₃</u> | | <u>B₃B₁</u> for G ₃ | | | |
|-----------------------------------|---|--|----|----|----|
| | | 00 | 01 | 11 | 10 |
| 00 | 0 | 0 | 0 | 0 | 0 |
| 00 | 0 | 1 | 3 | 2 | 0 |
| 01 | 0 | 0 | 0 | 6 | 0 |
| 11 | X | X | X | X | X |
| 12 | B | B | 15 | 14 | |
| 10 | 1 | 1 | X | X | |
| | 8 | 9 | 4 | 6 | |

$$G_4 = B_4$$

| <u>B₄B₃</u> for G ₃ | | <u>B₃B₁</u> | | | |
|--|----|-----------------------------------|----|----|----|
| | | 00 | 01 | 11 | 10 |
| 00 | 0 | 0 | 0 | 0 | 0 |
| 00 | 0 | 1 | 3 | 2 | 0 |
| 01 | 1 | 1 | 4 | 1 | 1 |
| 11 | 5 | 3 | 6 | 6 | |
| 12 | X | X | X | X | |
| 11 | 15 | 16 | 14 | | |
| 10 | 1 | 1 | X | X | |
| | 8 | 9 | 4 | 6 | |

$$G_3 = \theta B_4 + B_3$$

for G_2

| B ₄ B ₃ | | B ₂ B ₁ | |
|-------------------------------|-----|-------------------------------|-----|
| 00 | 01 | 11 | 10 |
| 00 | 0 0 | 1 1 | 1 1 |
| 01 | 1 1 | 0 0 | 0 0 |
| 11 | X X | X X | X X |
| 10 | 0 0 | X X | X X |

B₂B₁ for G_1


| B ₄ B ₃ | | B ₂ B ₁ | |
|-------------------------------|----|-------------------------------|----|
| 00 | 01 | 11 | 10 |
| 00 | 0 | 1 | 0 |
| 01 | 0 | 1 | 0 |
| 11 | 0 | X | X |
| 10 | 0 | 1 | X |

$$G_2 \rightarrow B_3 \bar{B}_2 + \bar{B}_3 B_2 +$$

$$= B_3 \oplus B_2$$


$$G_1 \rightarrow B_2 \oplus B_0$$

Logic Diagram :-




Multiplexers :-


- Multiplexer is a digital switch.
- It allows digital information from several sources to be routed onto a single output line as shown in below figure.



- The basic multiplexer has several data input lines and a single output line.
- The selection of a particular input line is controlled by a set of selection lines.
- Normally, there are 2^n input lines and "n" selection lines whose bit combinations determine which input is selected.
- Therefore, multiplexer is many into one and it provides the digital equivalent of an analog selector switch.
- The logic symbol for multiplexer is shown in below figure.



→ The below figure shows logic diagram of 4-to-1 line multiplexer.



| S_1 | S_0 | Y |
|-------|-------|-------|
| 0 | 0 | D_0 |
| 0 | 1 | D_1 |
| 1 | 0 | D_2 |
| 1 | 1 | D_3 |

→ Functional table for 4-to-1 multiplexer is shown above.

- For example, when $S_1, S_0 = 0, 1$, the AND gate associated with data input "D₁" has two of its inputs equal to "1" and the third input connected to D₁.
- The other three AND gates have at least one input equal to "0", which makes their output equal to "0".
- The "OR" gate is equal to the value of D₁.


→ We can say data bit D_1 is routed to the output when $S_1 S_0 = 01$.

74xx151 8-to-1 Multiplexer :-

→ The 74xx151 is a 8-to-1 Multiplexer.

→ It has eight inputs. It provides two op's, one is active high, the other, active low.


→ The below figure shows logic symbol for 74xx151.



→ In this 'truth' table, for each input combination output is not specified in 1's and 0's.
→ Because we know that multiplexer is a data switch, It is not generate any data of its own.

| Input | | | Output | |
|----------|----------|--------------------|----------------|-------------|
| Select A | Select B | Enable \bar{E}_N | Y | \bar{Y} |
| X | X | X | 0 | 1 |
| 0 | 0 | 0 | D ₀ | \bar{D}_0 |
| 0 | 0 | 1 | D ₁ | \bar{D}_1 |
| 0 | 1 | 0 | D ₂ | \bar{D}_2 |
| 0 | 1 | 1 | D ₃ | \bar{D}_3 |
| 1 | 0 | 0 | D ₄ | \bar{D}_4 |
| 1 | 0 | 1 | D ₅ | \bar{D}_5 |
| 1 | 1 | 0 | D ₆ | \bar{D}_6 |
| 1 | 1 | 1 | D ₇ | \bar{D}_7 |
| 1 | 0 | 0 | | |
| 1 | 1 | 0 | | |

- 74XX157 Quad 8-input multiplexer :-
- The IC 74XX157 is a quad 8-input multiplexer which selects four bits of data from two sources under the control of a common select input (s).
- The Enable input (\bar{E}_N) is active low. When \bar{E}_N is high all of the outputs are forced low regardless of all other input conditions.
- The logic symbol and truth table of 74XX157 is shown below.



truth table of 74xx152 :-

| input | | output | | | |
|-----------|---|--------|----|----|----|
| \bar{E} | S | 1Y | 2Y | 3Y | 4Y |
| 1 | X | 0 | 0 | 0 | 0 |
| 0 | 0 | 1A | 2A | 3A | 4A |
| 0 | X | 1B | 2B | 3B | 4B |

74xx153 Dual 4 to 1 multiplexer :-

→ The 74xx153 is a dual 4 to 1 multiplexer.

→ The below figure shows the logic symbol for 74xx153.


→ It contains two identical and independent 4 to 1 multiplexers.

→ Each multiplexer has a separate enable input.

→ The truth table for 4 to 1 multiplexer is shown below.


| Input | | | | outputs | |
|-------|-----|---|---|---------|-----|
| IEN | 2EN | B | A | 1Y | 2Y |
| 0 | 0 | 0 | 0 | 1D0 | 2D0 |
| 0 | 0 | 0 | 1 | 1D1 | 2D1 |
| 0 | 0 | 1 | 0 | 1D2 | 2D2 |
| 0 | 0 | 1 | 1 | 1D3 | 2D3 |
| 0 | 0 | 0 | 0 | 1D0 | 0 |
| 0 | 1 | 0 | 0 | 1D1 | 0 |
| 0 | 1 | 0 | 1 | 1D2 | 0 |
| 0 | 1 | 1 | 0 | 1D3 | 0 |
| 0 | 1 | 1 | 1 | 0 | 2D0 |
| 1 | 0 | 0 | 0 | 0 | 2D1 |
| 1 | 0 | 0 | 1 | 0 | 2D2 |
| 1 | 0 | 0 | 0 | 0 | 2D3 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | x | x |
| 1 | 1 | 0 | 0 | x | x |
| 1 | 1 | 0 | 1 | x | x |
| 1 | 1 | 1 | 0 | x | x |
| 1 | 1 | 1 | 1 | 0 | 0 |

Logic symbol:



Logic symbol for 74xx153 :-


37



Problem :-

1. Implement the following Boolean function using 8:1 multiplexer : $f(A_1, B_1, C) = \sum m(1, 3, 5, 6)$

Sol :- Boolean function implementation using "mux"



Implementation table :-

| | D ₀ | D ₁ | D ₂ | D ₃ | |
|---|----------------|----------------|----------------|----------------|-------|
| A | 0 | 1 | 2 | 3 | row 1 |
| A | 4 | 5 | 6 | 7 | row 2 |
| | 0 ... 1 | A | A | | |


2. Implement the following Boolean function using
4:1 mux $F(A_1B_1C_1D) = \Sigma m(0, 1, 3, 4, 6, 9, 12, 14)$

Sol:- The function has four variables
→ To implement this function we require
8:1 multiplexer i.e., two 4:1 multiplexers.

| | D ₀ | D ₁ | D ₂ | D ₃ | D ₄ | D ₅ | D ₆ | D ₇ | |
|---|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|--|
| A | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | |
| A | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | |
| | 0 ... 1 | A | 0 ... 1 | 0 ... 1 | 0 ... 1 | 0 ... 1 | 0 ... 1 | 0 ... 1 | |

fig Implementation of table.

→ Implementation using two 4:1 multiplexers
as shown in below figure.




3. Implement the following Boolean function with 8:1 multiplexer:

$$f(A, B, C, D) = \sum_{m=0}^7 m \oplus m' + d(3, 8, 14)$$

sold ~~the~~ ~~also~~ ~~in~~ ~~the~~ ~~same~~ ~~area~~


| D0 | D1 | D2 | D3 | D4 | D5 | D6 | D7 |
|----|----|----|----|----|----|----|----|
| ⑥ | 1 | ⑧ | ③ | 4 | 5 | ⑥ | 7 |
| ⑧ | 9 | ⑦ | 11 | 12 | 13 | 14 | 15 |



DEMULTIPLEXER :-

- A demultiplexer is a circuit that receives information on a single line and transmits this information on one of 2^n possible o/p lines.
- The selection of specific o/p lines are controlled by the value of n selection lines.

| E_n | S_1 | S_0 | D_{in} | Y_0 | Y_1 | Y_2 | Y_3 |
|-------|-------|-------|----------|-------|-------|-------|-------|
| 0 | X | X | X | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 |



39

fig :- logic diagram.





fig :- logic symbol.

Problem :-

Design 1-to-8 demultiplexer using two 1-to-4

demuxs

sol:- The cascading of demultiplexers is similar
to the cascading of decoders.



2. Implement the full subtractor using demultiplexer.
Sol: Let us see the truth table of full subtractor.

| A | B | S | D | Bout |
|---|---|---|---|------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |

$$Din = f(\text{A,B,C}) = \Sigma m(1,2,4,7), B_{out} = \Sigma m(1,3,7)$$





fig 5 - full Subtractor using 1 to 8 MUX

- SEQUENTIAL CIRCUITS :-
- Sequential switching circuits are those whose output levels at any instant of time are dependant not only on the levels at present at the input at that time, but also on the its past input.
 - The past history is provided by the feedback from the o/p back to the input.
 - It means, that sequential switching circuits have memory.
 - Sequential circuits are, thus, made of Combinational circuits and memory elements.
 - The past history is provided by feedback from the o/p back to the i/p

- There are many applications in which digital ops are required to be generated in accordance with the sequence in which the I/P signals are received.
- This requirement is not satisfied using a combinational logic system.
- These applications require ops to be generated that are not only dependant on the present input conditions, but also upon the past history of the I/Ps.
- Parallel adder, decoder, encoder, subtractor's, Code Converters are the example of the Combinational Circuits.
- Counters, shift registers, serial adders, sequence generators, logic function generators are the example of the sequential circuits.
- The block diagram of sequential circuits is shown in below:



CLASSIFICATION OF SEQUENTIAL CIRCUITS :-

4

- The sequential circuit can be classified as
 - 1. Synchronous sequential circuits.
 - 2. Asynchronous sequential circuits.
- The sequential circuits which are controlled by a clock are called "synchronous sequential circuits".
- These circuits will be active only when clock signal present.
- The sequential circuits which are not controlled by a clock are called "asynchronous sequential circuits".
- The sequential circuits in which events can take place any time the inputs are called "asynchronous sequential circuits".

LATCHES AND FLIP-FLOPS :-


- The most important memory element is the flip-flop.
- The main difference b/w latch and flip-flops is in the method used for changing their state.
- flip-flop for sequential ckt's that normally samples its input and changes its outputs only at times determined by clocking signal.

SR-latch :-

- The simplest type of latch is the set-reset (SR) latch.
- It can be constructed from either two NAND gates (or) two NOR gates.

SR-latch using NOR gate :-

- The SR-latch using two NOR gate is shown in below figure.
- The latch has two outputs Q and \bar{Q} ; and two inputs set and reset.



Truth table for SR-latch :-

- The SR-latch inputs of latch is S , R and an output Q_{n+1} .
- When S is a present state and Q_{n+1} is next state.

| SR | PS Qn | N-S Qntl | |
|-----|----------|-------------|-----------------|
| 0 0 | 0 | 0 | (No change) |
| 0 0 | 1 | 1 | |
| 0 1 | 0 | 0 | (Reset) |
| 0 1 | 1 | 0 | |
| 1 0 | 0 | 1 | (Set) |
| 1 0 | 1 | 1 | |
| 1 1 | 0 | X | (Indetermined.) |
| 1 1 | 1 | X | |

Case i) if $S=0, R=0$, then the next state Q_{ntl} is

$$Q_{ntl} = \overline{0+Q_n} = \overline{Q_n} = Q_n$$

→ The Q_{ntl} is No Change condition

Case ii) If $S=0, R=1$ then the next state Q_{ntl} is

$$\text{where } Q_{ntl} = \overline{1+Q_n} = \overline{1} = 0$$

→ The value of Q_{ntl} is 0 that means reset condition.

→ No need to check the $\overline{Q_{ntl}}$ condition

If $S=1, R=0$, then the Q_{ntl} is

$$Q_{ntl} = \overline{0+Q_n} = \overline{Q_n} = Q_n$$

→ we need to check $\overline{Q_{ntl}}$ case also then

$$\overline{Q_{nt1}} = \overline{I + Q_n} = \overline{I} = 0$$

\therefore where $\overline{Q_{nt1}}$ is "0" then Q_{nt1} is value "1"
then the condition will be "Set".

Case 3-4
if S_21, R_21 then the Q_{nt1} is

$$\overline{Q_{nt1}} = \overline{I + Q_n} = \overline{Q_n} \overline{I} = 0$$

$$\overline{Q_{nt1}} = \overline{I + Q_n} = \overline{I} = 0$$


\rightarrow This case is practically not possible, so the condition will be "Indetermined (Id)".

SR-latch using NAND gate :-

SR-latch using two NAND gate :-

\rightarrow The SR-latch using two NAND gate is shown in below.

\rightarrow The latch has two inputs S and R and two outputs Q_n and $\overline{Q_{nt1}}$.



(Reset)

- The truth table for SR Latch using NAND gate is shown below.
- In every Sequential we do not the present state of the circuit, we can consider Present Inputs.

| S | R | P-S Qn | N-S Qn+1 |
|---|---|-----------|-------------|
| 0 | 0 | X | Id |
| 0 | 1 | X | 1 |
| 1 | 0 | X | 0 |
| 1 | 1 | X | Qn |

Here NAND SR Latch using NAND gate is having four case there are:

Case i) :- S=0, R=0, then, Qn+1 is

$$\begin{aligned} \overline{Q_{n+1}} &= \overline{0 \cdot \overline{Q_n}} = 1 \\ \overline{Q_{n+1}} &= \overline{0 \cdot \overline{Q_n}} = 1 \end{aligned} \quad \left. \begin{array}{l} \text{state} \\ \text{indetermined} \end{array} \right\} \text{ID}$$

- when, S=0, R=0, the next is indetermined.
- $\overline{Q_{n+1}}$, $\overline{Q_n}$ are having the same state it is not possible in practically.

Case ii) :- S=0, R=1

$$\begin{aligned} \overline{Q_{n+1}} &= \overline{0 \cdot \overline{Q_n}} = 1 \\ \overline{Q_{n+1}} &= \overline{1 \cdot \overline{Q_n}} = 0 \end{aligned} \quad \left. \begin{array}{l} \text{set} \\ \text{reset} \end{array} \right\}$$

→ where, $S=0$, $R=1$, the next state "Qntl" is " 1 " that means it is set condition.

→ Case(iii) :-

when $S=1, R=0$, $\overline{Qntl} = ?$

$$\overline{Qntl} = \overline{1 \cdot \overline{Qn}} = 0$$

$$\overline{Qntl} = \overline{0 \cdot \overline{Qn}} = \overline{0} = 1$$

→ "Qntl" (next state) having the "0" then the condition will be Reset-- condition.

Case(iv) :-

when $S=1, R=1$, then \overline{Qntl}


$$\overline{Qntl} = \overline{1 \cdot \overline{Qn}} = \overline{Qn}$$

$$\overline{Qntl} = \overline{1 \cdot Qn} = \overline{Qn}$$


→ when the "next" state is having same present state then the condition will be "no change" condition.

D-flip-flop :-

- The delay (D) flip-flop has only one input called the delay (D) input and two o/p's Q and \bar{Q} .
- It is constructed from an SR-flip-flop by inserting an inverter b/w S and R and assigning the symbol "D" to the S input.
- The structure of D flip-flop is shown in below figure.



→ The logic symbol for D-flip flop



D-flip-flop

- A simple way of building a delay is shown in below figure.




fig :- using SR-flip-flop

→ The truth table of D-flip-flop

| CLK | input | Qn | Qn+1 |
|-----|-------|----|------|
| ↑ | 0 | * | 0 |
| ↑ | 1 | * | 1 |

Case (i) $D=0, S=0, R=1$

$$Q_{n+1} = \overline{1 \cdot \overline{Q}_n} = 0 \quad (\text{Reset})$$

$$\overline{Q_{n+1}} = \overline{0 \cdot \overline{Q}_n} = 1$$

Case (ii) $D=1, R=0, S=0$

$$Q_{n+1} = \overline{0 \cdot \overline{Q}_n} = 1 \quad [\text{Set}]$$

$$\overline{Q_{n+1}} = \overline{1 \cdot \overline{Q}_n} = 0$$

K-map for

D-flip-flop :-

| D | S | Qn | Qn+1 |
|---|---|----|------|
| 0 | 0 | 0 | 0 |
| 1 | 1 | 1 | 1 |

→ The next state is having the same input of the "D". Then D-ff is also called transparent ff.

Characteristics & Excitation table for JK

Truth table

| clk | J | K | Qn+1 |
|-----|---|---|-------------|
| 0 | X | X | Qn |
| 1 | 0 | 0 | \bar{Q}_n |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | \bar{Q}_n |

Toggle

Characteristic table

| on | J K | Qn+1 |
|----|------|-------------|
| 0 | 0, 0 | \bar{Q}_n |
| 0 | 0, 1 | 0 |
| 0 | 1, 0 | 1 |
| 0 | 1, 1 | \bar{Q}_n |
| 0 | '0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | \bar{Q}_n |
| 1 | 1 | 0 |

$\rightarrow (\bar{Q}_n)$

$\rightarrow (Q_n)$

Excitation table

| on | Qn+1 | J K |
|----|------|-------|
| 0 | 0 | 0 X |
| 0 | 1 | 1 X |
| 1 | 0 | X 0 1 |
| 1 | 1 | X 0 |

K-map

| for J | |
|-------|---|
| 0 | 0 |
| 1 | X |

$$J = \bar{Q}_n \text{ sum } Q_n \bar{Q}_{n+1}$$

$$\boxed{J = Q \bar{Q}_{n+1}}$$

| for K | |
|-------|-----|
| 0 | X |
| 1 | 1 0 |

$$K = \bar{Q}_n \bar{Q}_{n+1} + Q_n \bar{Q}_{n+1}$$

$$\boxed{K = \bar{Q}_{n+1} (Q_n + \bar{Q}_n)}$$

characteristic & excitation table for D-ff.

Truth-table

| Clk | D | Q _{n+1} |
|-----|---|------------------|
| 0 | X | Q _n |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Characteristic table

| Clk | Q _n | D | Q _{n+1} |
|-----|----------------|---|------------------|
| ↑ | 0 | 0 | 0 |
| ↑ | 0 | 1 | 1 |
| ↑ | 1 | 0 | 0 |
| ↑ | 1 | 1 | 1 |

Excitation table

| Q _n | Q _{n+1} | D |
|----------------|------------------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

XOR gate :-

$Q_{n+1} = Q_n \oplus D$

characteristic & excitation table for T-ff.

Truth-table :-

| Clk | T | Q _{n+1} |
|-----|---|------------------|
| 0 | X | Q _n |
| 1 | 0 | Q _n |
| 1 | 1 | Q _n |

Characteristic table

| Q _n | T | Q _{n+1} |
|----------------|---|------------------|
| 0 | 0 | Q _n |
| 0 | 1 | Q _n |
| 1 | 0 | Q _n |
| 1 | 1 | Q _n |

Excitation table

| Q _n | Q _{n+1} | T |
|----------------|------------------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

SR-flip-flop

Truth table

| CLK | S | R | Q _{n+1} |
|-----|---|---|------------------|
| 0 | X | X | Q _n |
| 1 | 0 | 0 | Q _n |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | X |

Characteristic table.

| clk | Q _n | S R | Q _{n+1} |
|-----|----------------|-----|------------------|
| ↑ | 0 | 0 0 | Q _n 0 |
| ↑ | 0 | 0 1 | 0 |
| ↑ | 0 | 1 0 | 1 |
| ↑ | 0 | 1 1 | X |
| ↑ | 1 | 0 0 | 0 1 |
| ↑ | 1 | 0 1 | 1 |
| ↑ | 1 | 1 0 | 0 |
| ↑ | 1 | 1 1 | X |

Excitation table

| Q _n | Q _{n+1} | S | R |
|----------------|------------------|---|---|
| 0 | 0 | 0 | X |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | X | 0 |

flip flop conversations :-

Step 1 :-

Identify the avail flip flop, required flip-flop.

Step 2 :-

make the characteristic for required ff.

Step 3 :-

make the ~~characteristic~~ excitation table for avail ff

Step 4 :-

make the k-map, avail ff

Step 5 :-

Implement the expression

SR - to JK - flip flop conversion

Step 1
avail ff - SR

required ff - JK.

Step 2 characteristic table JK : excitation table.

| clk | Q_n | J | K | Q_{n+1} |
|-----|-------|---|---|----------------------|
| ↑ | 0 | 0 | 0 | $\overline{Q_n} = 0$ |
| ↑ | 0 | 0 | 1 | 0 |
| ↑ | 0 | 1 | 0 | 1 |
| ↑ | 0 | 1 | 1 | $\overline{Q_n} = 1$ |
| ↑ | 1 | 0 | 0 | $Q_n = 1$ |
| ↑ | 1 | 0 | 1 | 0 |
| ↑ | 1 | 1 | 0 | 1 |
| ↑ | 1 | 1 | 1 | $\overline{Q_n} = 0$ |

| Q_n | J | K | anti | S | R |
|-------|---|---|------|---|---|
| 0 | 0 | 0 | 0 | 0 | X |
| 0 | 0 | 1 | 0 | 0 | X |
| 0 | 1 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 0 | X | 0 |
| 1 | 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 0 | X | 0 |
| 1 | 1 | 1 | 1 | 0 | 1 |

state for SR ff

SR ff Excitable

| S | R | Sn | Ent | | | |
|---|---|----|-----|---|---|---|
| 0 | x | 0 | 0 | 0 | 0 | y |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| x | 0 | 1 | 1 | 1 | 1 | 1 |

4. K-map for JK ff for P

| | | JK | 00 | 01 | 11 | 10 |
|---|---|----|----|----|----|----|
| | | P | X | X | 0 | 0 |
| | | Qn | 0 | 1 | 1 | 0 |
| 0 | 0 | | | | | |
| 1 | 1 | | | | | |

| | | JK | 00 | 01 | 11 | 10 |
|---|---|----|----|----|----|----|
| | | S | 0 | 0 | 1 | 1 |
| | | Qn | X | 0 | X | 0 |
| 0 | 0 | | | | | |
| 1 | 1 | | | | | |

$$Q_{n+1} = \bar{Q}_n \bar{J}K + Q_n J\bar{K}$$

$$Q_{n+1} = Q_n K$$


$$Q_{n+1} = \bar{Q}_n \bar{J}K + \bar{Q}_n J\bar{K}$$

$$Q_{n+1} = \bar{Q}_n \bar{J}$$

using func. Boolean

5. Implement of SR FF - By

function



JKff - SR FF

1. one - JK

one - SR

2. characteristic table for SR

a. characteristic table

| Q_n | S | R | Q_{n+1} |
|-------|---|---|-----------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | Id |
| 1 | 0 | 0 | 01 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 2d |

b. excitation table

| Q_n | S | R | Q_{n+1} | J | K |
|-------|---|---|-----------|---|---|
| 0 | 0 | 0 | 0 | 0 | x |
| 0 | 0 | 1 | 0 | 0 | x |
| 0 | 1 | 0 | 1 | 1 | x |
| 0 | 1 | 1 | Id | | |
| 1 | 0 | 0 | 1 | x | 0 |
| 1 | 0 | 1 | 0 | x | 1 |
| 1 | 1 | 0 | 1 | x | 0 |
| 1 | 1 | 1 | 2d | | |

c. K-map for JK :-

| Q_n | SR - for J | SR - for K |
|-------|-------------|-------------|
| 0 | 00 01 11 10 | 00 01 11 10 |
| 1 | 10 11 00 01 | 10 11 00 01 |

| Q_n | SR - for J | SR - for K |
|-------|-------------|-------------|
| 0 | 00 01 11 10 | 00 01 11 10 |
| 1 | 10 11 00 01 | 10 11 00 01 |

$$Q_{n+1} = \overline{Q_n S R} + Q_n S \overline{R}$$

$$\overline{Q_{n+1}} = S \overline{R} (Q_n \overline{Q_n})$$


$$\overline{Q_{n+1}} = S \overline{R}$$

- for K

$$Q_{n+1} = \overline{Q_n S R} + Q_n \overline{S R}$$

$$K \Rightarrow \boxed{\cancel{Q_n} \Rightarrow \overline{S R}} - K.$$

logic diagram



SR-flip flop - D-flip flop :-

1. avail flipflop - ~~DSR~~ SR

required flipflop - D

2. characteristic table for D-flipflop.

| CLK | Q _n | D | Q _{n+1} |
|-----|----------------|---|------------------|
| ↑ | 0 | 0 | 0 |
| ↑ | 0 | 1 | 1 |
| ↑ | 1 | 0 | 0 |
| ↑ | 1 | 1 | 1 |





3. Excitation table for SR :-

| S R | Q _n | Q _{n+1} | S | R |
|----------------|----------------|------------------|---|---|
| | 0 | 0 | 0 | X |
| | 0 | 1 | 1 | 0 |
| | 1 | 0 | 0 | 1 |
| | 1 | 1 | X | 0 |

By considering the characteristic table

| Q _n | D | On | S | R |
|----------------|---|----|---|---|
| 0 | 0 | 0 | 0 | X |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 1 | 1 | X | 0 |


i. K-map for above table



$$D = S = D$$

$$R = \bar{D}$$

logic diagram :-



3
SR-flipflop - T flipflop

1. available flipflop - SR

required flipflop - T

2. characteristic table for "T" flipflop.

| Q_n | T | Q_{n+1} |
|-------|---|-----------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

3. excitation table :-

| Q_n | T | Q_{n+1} | S | R |
|-------|---|-----------|---|---|
| 0 | 0 | 0 | 0 | X |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 1 | X | 0 |
| 1 | 1 | 0 | 0 | 1 |

4. K-map simplification.

for S

| Q_n | 0 | 1 |
|-------|---|---|
| 0 | 0 | 1 |
| 1 | X | 0 |


$$S = \overline{Q_n} \overline{T}$$

for R

| Q_n | 0 | 1 |
|-------|---|---|
| 0 | X | 0 |
| 1 | 0 | 1 |

$$R = Q_n T$$

5. logic diagram.



JK flip flop - T flip flop :-

1. avail flip flop - JK

required flip flop - T

2. characteristic table for T-flip flop

| Q_n | T | Q_{n+1} |
|-------|---|-----------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

JK - Excitation table

| Q_n | J | K | Q_{n+1} |
|-------|---|---|-----------|
| 0 | 0 | X | 0 |
| 0 | X | 0 | 1 |
| 1 | 1 | X | 0 |
| 1 | X | 1 | 1 |

3. Excitation table for JK.

| Q_n | T | Q_{n+1} | \bar{J} | K |
|-------|---|-----------|-----------|---|
| 0 | 0 | 0 | 0 | X |
| 0 | 1 | 1 | X | 0 |
| 1 | 0 | 1 | 1 | X |
| 1 | 1 | 0 | X | 1 |

4. K-map simplification.

for \bar{J}

| $Q_n \backslash Q_{n+1}$ | 0 | 1 |
|--------------------------|---|---|
| 0 | 0 | X |
| 1 | ① | X |

for K


| $Q_n \backslash Q_{n+1}$ | 0 | 1 |
|--------------------------|---|---|
| 0 | X | 0 |
| 1 | X | ① |

$$\boxed{\bar{J} = \bar{Q}_n \bar{Q}_{n+1}}$$

$$\boxed{K = \bar{Q}_n \bar{Q}_{n+1}}$$

? logic diagram :-

5



D flip-flop - T flip-flop :-

1. available flip flop - D
- required flip flop - T

Truth table T

| T | Qn | Qnt1 |
|---|----|------|
| 0 | x | Qn |
| 1 | x | Qnt1 |

2. characteristic table for T flip flop

| Qn | T | Qnt1 |
|----|---|------|
| 0 | 0 | 0 |
| 0 | 1 | 001 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Excitation table, D

| Qn | Qnt1 | D |
|----|------|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

3. Excitation table for DT

| Qn | T | Qnt1 | D |
|----|---|------|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |


5. Logic K-map for D

| | | |
|---|---|---|
| | 0 | 1 |
| 0 | D | 1 |
| 1 | 1 | 0 |

$$D = \Theta n \cdot \bar{T} + \bar{\Theta} n T$$

$$\boxed{D = \Theta n (\bar{T}) T}$$

5. logic diagram :-



JK flip flop - D flip flop :-

1. avail flip flop - JK

8 required flip flop - D

2. characteristic table for D

| Q_n | D | Q_{n+1} |
|-------|---|-----------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |


Excitation table for JK

| Q_n | Q_{n+1} | J | K |
|-------|-----------|----|---|
| 0 | 0 | 0 | x |
| 0 | 1 | 1 | x |
| 1 | 0 | 0x | 1 |
| 1 | 1 | x | 0 |

3. Excitation table for D :-


| Q_n | Q_{n+1} | D | J | K |
|-------|-----------|---|---|---|
| 0 | 0 | 0 | 0 | x |
| 0 | 1 | 1 | 1 | x |
| 1 | 0 | 0 | x | 1 |
| 1 | 1 | 1 | x | 0 |

4. K-map for D for J



$$\text{for } J = \bar{Q}_n D + D Q_n$$


$$\boxed{\bar{J} = D}$$



$$K = \bar{Q}_n \bar{D} + Q_n D$$

$$\boxed{K = D}$$

5. logic diagram.



\sim T flip flop - \sim D flip flop :-

1. Source - T flip flop
destination - D flip flop

2. Characteristic table for D

| Qn | D | Qnt1 |
|----|---|------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

Excitation for T

| Qn | T | Qnt1 |
|----|---|------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

3. Excitation table for D

| Qn | D | Qnt1 | T |
|----|---|------|---|
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |

4. K-map simplification - for D


for \bar{T}

| | | |
|------------|-----|---|
| | D | |
| Θ_n | 0 | 1 |
| 0 | 0 | 1 |
| 1 | 1 | 0 |

$$\text{for } \bar{T} = \bar{\Theta}_n D + \Theta_n \bar{D}$$


$$T = \Theta_n \oplus D$$

5. logic diagram




SR flip flop :-

- The below figure shows the clocked SR-flipflop.
- The SR flip flop "S" is known as set and "R" known as Reset.
- On the positive edge of the clock pulse.
- The ckt responds to the S and R inputs



- The logic symbol for SR flipflop is shown in below



- The characteristic table SR flipflop is shown in below.

| Clk | S | R | Qn | Qn+1 |
|-----|---|---|----|--------------------------|
| 0 | 0 | 0 | 0 | 0 \leftarrow no change |
| ↑ | 0 | 0 | 0 | 0 \leftarrow no change |
| ↑ | 0 | 1 | 0 | |
| ↑ | 0 | 0 | 1 | 0 \leftarrow Reset |
| ↑ | 1 | 0 | 0 | |
| ↑ | 1 | 0 | 1 | 1 \leftarrow Set |
| ↑ | 1 | 1 | 0 | ? |
| ↑ | 1 | 1 | 1 | ? |

Case (i) S=0, R=0 Clk=1

$$Q_{n+1} = \overline{S_1 \cdot Q_n} = Q_n$$

$$\overline{Q_{n+1}} = \overline{1 \cdot Q_n} = \overline{Q_n}$$

The Q_{n+1} is in no change condition.

Case (ii) S=0, R=1, Clk=1

$$Q_{n+1} = \overline{1 \cdot \overline{Q_n}} = \overline{Q_n}$$

$$\overline{Q_{n+1}} = \overline{\overline{0} \cdot \overline{Q_n}} = \overline{0} = 1$$

when $\overline{Q_{n+1}}$ is 1 then Q_{n+1} value is 0,

\therefore the Q_{n+1} is in Reset Condition.

Case(iii) $S=1, R=0, CLK=1$

45

$$\overline{Q_{n+1}} = \overline{Q} \cdot \overline{Q_n} \cdot \overline{S} = 1$$

→ The " $\overline{Q_{n+1}}$ " is \overline{Q}_1 means set condition.

Case(iv) $S=1, R=1, CLK=1$

$$Q_{n+1} = \overline{Q} \cdot \overline{Q_n} = 1$$

$$\overline{Q_{n+1}} = \overline{Q} \cdot Q_n = 0$$

→ Both Q_{n+1} and $\overline{Q_{n+1}}$ value are equal.

→ It is not possible in practically. so we can say the " $\overline{Q_{n+1}}$ " is a "Indetermined" condition.

JK flip-flop :-

→ The behaviour of inputs J and K is same as the S and R inputs of the S-R flip-flop.

→ The letter J stands for "Set" and "K" stands for "Clear".

→ When the both inputs J and K have a high state, the flip-flop switches to the complement state. So far a value of $Q=1$, it switches to $Q=0$; and for a value of $Q=0$, and it switching to $Q=1$.

Characteristic table for JK.

| clk | J | K | $\overline{Q_{n+1}}$ |
|-----|---|---|----------------------|
| 0 | x | x | memory |
| 1 | 0 | 0 | (0) memory |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | Toggle. |

→ no change.
→ Reset.
→ Set.

- Excitation table for JK :-

| Q_n | Q_{n+1} | J | K |
|-------|-----------|-----|-----|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 0 |
| 1 | 1 | 1 | 1 |

wrong


K-map

| Q_n | \bar{J} | K | Q_{n+1} |
|-------|-----------|-----|-----------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |

K-map for Q_{n+1} :

| Q_n | 00 | 01 | 11 | 10 |
|-------|----|----|----|----|
| Q_n | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 |

Block diagram of JK :-



$$Q_{n+1} = \bar{J}Q_n + \bar{K}Q_n$$

logic diagram :-

$$\bar{J}=0, \bar{K}=0 \text{ (i.e.) } J=1, K=1$$

$$Q_{n+1} = 1 \cdot Q_n = Q_n$$

$$\bar{Q}_{n+1} = 1 \cdot \bar{Q}_n = \bar{Q}_n$$


no change

$$\bar{J}=1, \bar{K}=1 \text{ (i.e.) } J=0, K=0$$

$$Q_{n+1} = 1 \cdot \bar{Q}_n = \bar{Q}_n$$

$$\bar{Q}_{n+1} = 0 \cdot \bar{Q}_n = 1$$

if $J=0$ Reset



$$Q_{n+1} = 1$$

Set


$$(iv) \bar{J}=1 \text{ i.e. } J=0$$

Toggle Condition

$$Q_{n+1} = \bar{Q}_n$$


$$Q_{n+1} = 1$$

Timing Diagram :-



T-flip flop :-

- This is a much simpler version of the J-K flip-flop.
- Both J and K inputs are connected together and thus are also called a single input J-K flip-flop.
- When clock pulse is given to the flip flop, output begins to logic.



Excitation table for T-flip-flop

| Q_n | T | Q_{n+1} |
|-------|---|-----------|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

K-map for T



$$Q_{n+1} = T \cdot \overline{Q_n} + \overline{T} \cdot Q_n$$

Case(i) $T=0$, $C\bar{I}K=1$, $Q_{n+1} \neq Q_n$,

But yes where $T=0$, $\overline{T}=1$, $K=0$.

$$\overline{Q_{n+1}} = \overline{1} \cdot \overline{Q_n} = \overline{Q_n}$$

$$\overline{Q_{n+1}} = \overline{1} \cdot \overline{Q_n} = \overline{Q_n}$$

∴ where Q_{n+1} is equal to Q_n that means it is a no change condition.

Case(ii) $T=1$, $C\bar{I}K=1$, $Q_{n+1} \neq Q_n$

where $T=1$, $\overline{T}=0$, $K=1$.

$$\overline{Q_{n+1}} = 0 \cdot \overline{Q_n} + 1 \cdot \overline{Q_n} = 0 \cdot \overline{Q_n} = 1$$

∴ It is not possible in practically take the toggle condition.

$$\overline{Q_{n+1}} = 0 \cdot \overline{Q_n} = 1$$

then the next state Q_{n+1} is equal to 0.



MASTER-SLAVE SR FLIP FLOP

→ A master-slave flip-flop is constructed from two flip-flops.

→ One ckt serves as a master and other ckt as a slave. and the overall ckt is referred to as a master-slave circuit.


→ The SR master-slave flip-flop is shown in below figure.

→ It consists of a master flip-flop, a slave flipflop and an inverter.

→ Both flip flops are edge triggered, but

→ Inverter connected at the clock input of the slave flip flop forces it to trigger at the "0" logic level.

p1




→ The truth table for SR flip flop

| Qn | S | R | Qn+1 |
|----|---|---|------|
| X | 0 | 0 | Qn |
| X | 0 | 1 | 0 |
| X | 1 | 0 | 1 |
| X | 1 | 1 | Ind. |

→ The input and output waveforms for master-slave flip-flop is shown below.


→ The output state of the master flip flop is determined by the S and R inputs at the "+" logic clock pulse.

→ The output state of the master is transferred to the input state for the slave flip flop.




Master Slave JK flip flop

- The master-slave combination can be constructed for any type of flip-flop.
- The below figure shows one way to build a JK-master slave flip flop.
- It consists of clocked JK-flip-flop as a master-slave and clocked SR-flip-flop as a slave.
- Clock signal is connected directly to the master flip-flop, but it is connected through inverter to the slave flip-flop.



→ when $J=1$, and $K=0$, the master sets on the "+" ve clock.
 → The master op is high drives the S input of the slave so at "-" ve clock, slave sets, copying the action of the master.

- When $J=0, K=1$, the master resets on the $\bar{S}C$ "neg" clock.
- The high \bar{Q} o/p of the master goes to the R/P of the slave.
- Therefore, at the negative clock slave resets, again copying the action of the master.
- When $J=1, K=1$, master toggles on the positive clock and slave then copies the master flipflop are complemented, but reset is negative half of the clock pulse master flipflop is inactive.
- The Q/P and O/P waveforms of master-slave JK-ff.



EDGE TRIGGERING IN FLIP-FLOPS :-

- flip-flops are synchronous bistable devices. The term synchronous means that the change in the output occur at specified point on a triggering input called the clock.
- Based on the specific interval (or) point in the clock during (or) at which triggering of flipflop takes place, it can be classified into two different types.
 - (i) Level triggering.
 - (ii) Edge triggering

level triggering :-

- The level triggering can be classified into two types.
 - (i) for high level triggering.
 - (ii) Low level triggering.



high level triggering :-

- when a flipflop is required to respond at its high state, a "high level triggering method" is used.
- It is mainly identified from the straight lead from the clock input. the symbolic representation triggers high level.



low level triggering :-

- when a flipflop is required to respond at its low state, "low level triggering method" is used.
- It is mainly identified from the clock I/P lead along with a low state indicator bubble. The symbolic representation is shown below.



Edge triggering Dflipflop :-

1. Positive Edge triggering D flipflop
2. negative edge triggering D flip-flop

Positive Edge triggering D- flipflop :-

→ Like in D Latch, Dflipflop the basic SR flipflop is used with complemented inputs.

→ The below figure shows logic symbol and truth table for D- flipflop and input and output waveforms.






fig a) logic symbol

| CP | D | Q_{n+1} |
|----|---|-----------|
| ↑ | 0 | 0 |
| ↑ | 1 | 1 |
| 0 | X | Q_n |

fig b) Truth table of Dflipflop



→ The positive edge triggering is to Q_n transition from low state to high state (0 to 1), here using the positive edge triggering method.



→ The characteristic equation for D flipflop is

$$Q_{n+1} = D_{11}.$$

Negative edge triggered D-flipflop :-

→ When the flipflop is respond the transition from high state to low state (1 to 0), & negative edge triggering method is used.

→ In case of negative Edge triggering, the O/P is sensitive at the negative edge of the clock input.

→ we see the negative edge triggered D-flipflop as an example.

→ The fig. In negative Edge triggering Dflipflop clock indicates the bubble for the negative

→ The logic diagram on, truthtable and input and output waveforms of Dflipflop is shown below.





fig: logic symbol



| CP | D | Q_{n+1} |
|----|---|-----------|
| ↓ | 0 | 0 |
| ↓ | 1 | 1 |
| 0 | X | Q_n |

fig: truth table Dflip flop



Difference b/w Combinational circuits & Sequential Circuits:-

| Combinational circuits | Sequential Circuits |
|--|---|
| 1. The CKT whose o/p at any instant depends only on the input present at that instant only is known as Combinational Circuits. | 1. The CKT whose P/I/P at any instant depends not only on the P/I/P. Present but also on the past o/p a ps known by Sequential circuit. |
| 2. This type of CKT has no memory unit. | This type of CKT has memory unit for store past output. |
| 3. Example of Combinational Circuits are half adder, full adder, comparator, mux, demux etc. | Example of Sequential CKTs are flip flops, register, counters etc.... |
| 4. faster in speed | slower compared to Combinational circuits. |



Applications of flip flops:-

- flip flops find wide applications in Counter Circuits, frequency dividers, shift and storage registers.
- A wide variety of serial decoding, comparison and timing functions can be accomplished using flip-flops.
- An operation that occurs very frequently in digital system is the transfer of information from one flip flop (or) group of flip flops to another flip flop.

.. End ..

UNIT 2 - THE END