

LECTURENOTES

ON

DIGITAL ELECTRONICS

B.TechIII-Isemester (R20)

ELECTRONICSANDCOMMUNICATIONENGINEERING

ANANTHALAKSHMIINSTITUTEOF TECHNOLOGY AND SCIENCES

ANANTAPUR

UNIT-I

DIGITAL FUNDAMENTALS

NUMBERSYSTEMS&CODES

- Philosophyofnumbersystems
- Complementrepresentation of negative numbers
- Binaryarithmetic
- Binarycodes
- Errordetecting&errorcorrectingcodes:Hammingcodes

HISTORYOFTHENUMERALSYSTEMS:

A **numeral system** (or **system of numeration**) is a linguistic system and mathematical notation for representing numbers of a given set bysymbols in a consistent manner. For example, It allows the numeral "11" to be interpreted as the binary numeral for *three*, the decimal numeral for *eleven*, or other numbers in different bases. Ideally, a numeral system will:

- Representausefulsetofnumbers(e.g.allwholenumbers,integers,orrealnumbers)
- Giveeverynumberrepresentedauniquerepresentation(oratleast astandardrepresentation)
 - Reflect the algebraic and arithmetic structure of the numbers.

position. For example, numerals like **2.31 and 2.310 are taken** to be the same, except in the experimental sciences, where greater precision is denoted by the trailing zero.

The most commonly used system of numerals is known as Hindu-Arabic numerals. Great Indian mathematicians Aryabhatta of Kusumapura (5th Century) developed the place value notation.

Brahmagupta (6th Century) introduced the symbol zero.

BINARY

Theancient Indian writer Pingala developed advanced mathematical concepts fordescribing prosody, and in doing so presented the first known description of a binary numeral system. A full setof8trigramsand64hexagrams, analogoustothe3-bitand6-bit binarynumerals, wereknown totheancientChineseintheclassictext*IChing*. Anarrangementofthehexagramsofthe*IChing*, ordered accordingtothevaluesofthecorrespondingbinarynumbers(from 0to63), and amethod for generating thesame, was developed by the Chinese scholar and philosopher Shao Yong in the 11th century.

In 1854, British mathematician George Boole published a landmark paper detailing an algebraic systemoflogicthatwouldbecomeknownasBooleanalgebra. Hislogical calculus was to become instrumental in the design of digital electronic circuitry. In 1937, Claude Shannon produced his master's thesis at MIT that implemented Boolean algebra and binary arithmetic using electronic relays and switches for the first time in his tory. Entitled A Symbolic Analysis of Relayand Switching Circuits, Shannon's thesis essentially founded practical digital circuit design.

Binarycodes

Binarycodesarecodeswhicharerepresentedinbinarysystemwithmodification from the original ones.

- WeightedBinarycodes
- NonWeightedCodes

Weighted binarycodes are those which obeythe positional weightingprinciples, each position of the number represents a specific weight. The binary counting sequence is an example.

Decimal	BCD 8421	Excess-3	84-2-1	2421	5211	Bi-Quinary 5043210		5	0	4	3	2	1	0
0	0000	0011	0000	0000	0000	0100001	0		Х					X
1	0001	0100	0111	0001	0001	0100010	1		X				X	
2	0010	0101	0110	0010	0011	0100100	2		Х			Х		
3	0011	0110	0101	0011	0101	0101000	3		X		X			
4	0100	0111	0100	0100	0111	0110000	4		X	X				
5	0101	1000	1011	1011	1000	1000001	5	X						X
6	0110	1001	1010	1100	1010	1000010	6	X	İ				Х	
7	0111	1010	1001	1101	1100	1000100	7	X				X		
8	1000	1011	1000	1110	1110	1001000	8	Х			Х			
9	1001	1111	1111	1111	1111	1010000	9	Х		X				

ReflectiveCode

Acodeissaidtobereflectivewhen codefor9iscomplementforthecodefor0,andsoisfor8 and 1 codes, 7 and 2, 6 and 3, 5 and 4. Codes 2421, 5211, and excess-3 are reflective, whereas the 8421 code is not.

Sequential Codes

Acodeissaidtobesequentialwhentwosubsequentcodes, seen as numbers in binary

representation, differ by one. This greatly aids mathematical manipulation of data. The 8421 and Excess-3 codes are sequential, whereas the 2421 and 5211 codes are not.

Nonweightedcodes

Non weighted codes are codes that are not positionally weighted. That is, each position within the binary number is not assigned a fixed value. Ex: Excess-3 code

Excess-3Code

Excess-3 is a non weighted code used to express decimal numbers. The code derives its name from the fact that each binary code is the corresponding 8421 code plus 0011(3).

GrayCode

The gray code belongs to a class of codes called minimum change codes, in which only one bit in the code changes when moving from one code to the next. The Gray code is non-weighted code, as the position of bit does not contain any weight. The gray code is a reflective digital code which has thespecialpropertythatanytwosubsequentnumberscodesdifferbyonlyonebit. This is also called a unit distance code. In digital Gray code has got a special place.

Decimal Number	Binary Code	Gray Code	Decimal Number	Binary Code	Gray Code
0	0000	0000	8	1000	1100
1	0001	0001	9	1001	1101
2	0010	0011	10	1010	1111
3	0011	0010	11	1011	1110
4	0100	0110	12	1100	1010
5	0101	0111	13	1101	1011
6	0110	0101	14	1110	1001
7	0111	0100	15	1111	1000

BinarytoGray Conversion

- GrayCodeMSBisbinarycodeMSB.
- GrayCodeMSB-1istheXORofbinarycodeMSBandMSB-1.
- MSB-2bitofgraycodeisXORofMSB-1andMSB-2bitofbinary code.
- MSB-NbitofgraycodeisXORofMSB-N-1and MSB-Nbitofbinarycode.

Errordetectioncodes

1) Paritybits

Aparity bit isabitthatisaddedtoa groupofsourcebitstoensurethatthenumberofsetbits(i.e., bitswithvalue1)intheoutcomeisevenorodd. It is avery simpleschemethat can be used to detect single or any other odd number (i.e., three, five, etc.) of errors in the output. An even number of flipped bits will make the parity bit appear correct even though the data is erroneous.

2) Checksums

A **checksum** of a message is a modular arithmetic sum of message code words of a fixed word length (e.g.,byte values). The sum may be negated by means of a one's-complement prior to transmission to detect errors resulting in all-zero messages. Checksum schemes include parity bits, check digits, and longitudinal redundancy checks. Some checksum schemes, such as the Luhn algorithm and the Verhoeff algorithm, are specifically designed to detect errors commonly introduced by humans in writing down or remembering identification numbers.

3) Cyclicredundancychecks(CRCs)

A cyclic redundancy check (CRC) is a single-burst-error-detecting cyclic code and non-secure hash function designed to detect accidental changes to digital data in computer networks. It is characterizedbyspecificationofaso-called*generatorpolynomial*, whichisusedasthedivisorina polynomial long division over a finite field, taking the input data as the dividend, and where the remainderbecomestheresult. Cycliccodeshavefavorable properties in that they are well suited for detecting burst errors. CRCs are particularly easy to implement in hardware, and are therefore commonly used in digital networks and storage devices such as hard disk drives. Even parity is a special case of acyclic redundancy check, where the single-bit CRC is generated by the divisor x+1.

NUMBERBASE CONVERSIONS

Anynumberinonebasesystem canbeconvertedintoanotherbasesystemTypes

- 1) decimalto anybase
- 2) Anybasetodecimal
- 3) Anybaseto Anybase

Decimal number: $123.45 = 110^{2} + 210^{1} + 310^{0} + 410^{-1} + 510^{-2}$

Base b number: $N = a_{q-1}b^{q-1} + \vdots + a_{q}b^{0} + \vdots + a_{p}b^{p}$ b > 1, $0 <= a_{i} <= b \cdot 1$ Integer part: $a_{q-1}a_{q-2}$ a_{0} Fractional part: $a_{-1}a_{-2}$ a_{p}

Most significant digit: a_{q-1} . . .

Least significant digit: o_p

Binary number (b=2): $1101.01 = 12^3 + 12^2 + 02^1 + 12^0 + 02^{-1} + 12^{-2}$

Representing number N in base b: $(N)_b$

Complement of digit a: a' = (b-1)-a

Decimal system: 9's complement of 3 = 9-3 = 6Binary system: 1's complement of 1 = 1-1 = 0

Fractional number:

$$(N)_{b_1} = a_{-1}b_2^{-1} + a_{-2}b_2^{-2} + \dots + a_{-p}b_2^{-p}$$

$$b_2 \cdot (N)_{b_1} = a_{-1} + a_{-2}b_2^{-1} + \dots + a_{-p}b_2^{-p+1}$$

Example: Convert (0.3125)₁₀ to base 8

0.3125 8 = 2.5000 hence a₋₁ = 2

0.5000 8 = 4.0000 hence a₋₂ = 4

Thus, $(0.3125)_{10} = (0.24)_8$

DecimaltoBinary

Example: Convert (432.354)₁₀ to binary

Q_i	r_i		
216	$0 = a_0$	0.354 2 = 0.708	hence a_1 = 0
108	$0 = a_1$	0.708 2 = 1.416	hence $a_{-2} = 1$
54	$0 = a_2$	0.416 2 = 0.832	hence $a_{-3} = 0$
27	$0 = a_3$	0.832 2 = 1.664	hence $a_4 = 1$
13	$1 = a_4$	0.664 2 = 1.328	hence $a_{.5} = 1$
6	$1 = a_5$	0.328 2 = 0.656	hence $a_{-6} = 0$
3	$0 = a_6$		a _7=1
1	$1 = a_7$		etc.
	$1 = a_8$		

Thus, $(432.354)_{10} = (110110000.0101101...)_2$

OctalToBinary

Example: Convert
$$(123.4)_8$$
 to binary $(123.4)_8 = (001\ 010\ 011.100)_2$

Example: Convert
$$(1010110.0101)_2$$
 to octal $(1010110.0101)_2 = (001\ 010\ 110.010\ 100)_2 = (126.24)_8$

ErrorDetectionandCorrectionCodes

- Nocommunication channelorstoragedeviceiscompletelyerror-free
- Asthenumberofbitsperareaorthetransmissionrateincreases,more errors
 occur. Impossible to detect or correct 100% of the errors

Hamming Codes

- 1. Oneofthemosteffectivecodesforerror-recovery
- 2. Usedinsituationswhererandomerrorsarelikelytooccur
- Errordetectionandcorrectionincreasesinproportiontothenumberofparity bits (error- checking bits) added to the end of the information bits codeword=informationbits+paritybits

Hamming distance: the number of bit positions in which two codewords differ.

10001001

10110001

* * *

MinimumHammingdistanceorD(min):determinesitserrordetecting and correcting capability.

 $4. \quad Hamming codes can always detect D(min)-1 errors, but can only correct half of those errors.$

EX.	Data	Parity	Code		
	Bits	Bit	Word		
	00	0	000		
	01	1	011		
	10	1	101		
	11	0	110		
				000*	100
				001	101*
		104		010	110*
		10		011*	111

- 5. Singleparitybit canonlydetecterror, notcorrectit
- 6. Error-correctingcodesrequiremorethanasingle

paritybit EX. 00000

01011

10110

11101

MinimumHammingdistance=3

Candetectupto2errorsandcorrect1error Cyclic Redundancy Check

- 1. LettheinformationbyteF= 1001011
- 2. Thesender andreceiveragreeonanarbitrarybinarypatternP.LetP=1011.
- 3. ShiftFto theleftby1lessthanthenumberofbits inP.Now,F=1001011000.
- 4. LetFbethedividendand P bethedivisor.Perform"modulo2division".
- 5. Afterperformingthedivision, weignorethequotient. Wegot 100 for the remainder, which becomes the actual CRC checksum.
- 6. AddtheremaindertoF, giving the

messageM: 1001011 + 100 =

M is decoded and checked by the message receiver using the reverse process.

← Remainder

1001011100 = M

BOOLEANALGEBRAANDTHEOREMS

- FundamentalpostulatesofBooleanalgebra
- Basictheoremsandproperties
- Switchingfunctions
- CanonicalandStandardforms
- Algebraicsimplification digital logic gates, properties of XOR gates
- Universalgates
- MultilevelNAND/NORrealizations

BooleanAlgebra:Booleanalgebra,likeanyotherdeductivemathematicalsystem,maybedefined with aset of elements, a set of operators, and a number of unproved axioms or postulates. A *set* of elementsisanycollectionofobjectshavingacommonproperty. If S is is is a set and x and y are certain objects, then x \hat{I} S denotes that x is a member of the set S, and y \hat{I} S denotes that y is not an element of S. A set with a denumerable number of elements is specified by braces: $A = \{1,2,3,4\}$, *i.e.* the elements of set A are the numbers 1, 2, 3, and 4. A *binary operator* defined on a set S of elements is a rulethat assignstoeach pair of elements from S a unique element from S. Example: Ina*b=c, we say that * is a binary operator if it specifies a rule for finding c from the pair (a,b) and also if a, b, c \hat{I} S.

CLOSURE: The Boolean system is *closed* with respect to a binary operator if for every pair of Boolean values, it produces a Boolean result. For example, logical AND is closed in the Boolean system because it accepts only Boolean operands and produces only Boolean results.

A set S is closed with respect to a binary operator if, for every pair of elements of S, the binary operator specifies a rule for obtaining a unique element of S.

For example, the set of natural numbers $N = \{1, 2, 3, 4, \dots 9\}$ is closed with respect to the binary operator plus(+)bytheruleofarithmeticaddition, sinceforany a, b ÎN we obtain a unique c ÎN by the operation a + b = c.

ASSOCIATIVELAW:

Abinaryoperator*ona set Sissaidtobeassociativewhenever(x*y)*z = x*(y*z)forallx,y,z Î S, forall Boolean values x, y and z.

COMMUTATIVELAW:

Abinaryoperator *onaset Sis saidtobecommutativewheneverx *y=y*xforallx, $y,z \in S$

IDENTITYELEMENT:

A set *S* is said to have an identity element with respect to a binary operation * on *S* if there exists an element $e \in S$ with the property e * x = x * e = x for every $x \in S$

BASICIDENTITIESOFBOOLEANALGEBRA

- *Postulate 1(Definition)*: A Boolean algebra is a closed algebraic system containing a set K of two or more elements and the two operators · and + which refer to logical AND and logical OR •x + 0 = x
- $x \cdot 0 = 0$
- x+1=1
- $x \cdot 1 = 1$
- *x*+*x*=*x*
- $x \cdot x = x$
- x+x'=x
- $x \cdot x' = 0$
- x+y=y+x
- xy = yx
- x+(y+z)=(x+y)+z
- x(yz)=(xy)z
- x(y+z)=xy+xz
- x+yz=(x+y)(x+z)
- (x+y)' = x'y'
- (xy)'=x'+y'
- (x')'=x

DeMorgan's Theorem

$$(a)(a+b)'=a'b'$$

(b)
$$(ab)' = a' + b'$$

GeneralizedDeMorgan's

$$(a)(a+b+...z)'$$

$$= a'b' \dots z'$$

(b)
$$(a.b...z)'=a'+b'+...z'$$

LOGICGATES

Formallogic:Informallogic,astatement(proposition)isadeclarativesentencethatiseither true(1) or false (0). It is easier to communicate with computers using formal logic.

- Booleanvariable: Takes only two values—either true (1) or false (0). They are used as basic units of formal logic.
- Booleanalgebra: Deals with binary variables and logic operations operating on those variables.
- Logicdiagram: Composed of graphic symbols for logic gates. A simple circuits ketch that represents inputs and outputs of Boolean functions.

Name	Graphic symbol	Algebraic function	Truth table	
Inverter	À — 🔀 x	x = A'	A x 0 1 1 0	_
AND	А — ×	x = AB	A B x 0 0 0 0 1 0 1 0 0 1 1 1	True if both are true.
OR	А x	x = A + B	A B x 0 0 0 0 1 1 1 0 1 1 1 1	True if either one is true.


Other commor Name	n gates include: Graphic symbol	Algebraic function	Truth table	
Exclusive-OR (XOR)	A	$x = A \oplus B$ $= A'B + AB'$	ABX 0000 011 101 110	Parity check: True if only one is true.
NAND	A—————————————————————————————————————	x = (AB)'	ABX 0011 011 101 110	Inversion of AND.
NOR	A	x = A + B	ABX 0011 010 100 110	Inversion of OR.

Minimization of switching functions is to obtain logic circuits with least circuit complexity. This goal is very difficult since how a minimal function relates to the implementation technology is important. For example, If we are building a logic circuit that uses discrete logic made of small scale Integration ICs(SSIs) like 7400 series, inwhich basic buildingblockareconstructed and are availableforuse. The goal of minimization would be to reduce the number of ICs and not the logic gates. For example, If we require two 6 and gates and 5 Orgates, we would require 2 AND ICs (each has 4 AND gates) and one OR IC. (4 gates). On the other hand if the same logic could be implemented with only 10 nand gates, we require only 3 ICs. Similarly when we design logic on Programmable device, we may implement the design with certain number of gates and remaining gates may not be used.

Whatevermaybethe criteria of minimization wewould beguided bythefollowing:

- Booleanalgebrahelpsussimplifyexpressionsandcircuits
- KarnaughMap: Agraphical technique for simplifying a Boolean expression into either form:
 - minimal sum of products(MSP) o minimal product of sums (MPS)
- Goalofthesimplification.

- $\hbox{$\circ$} \quad The rear ear inimal number of product/sum terms of Each term has a minimal number of literals \\$
- Circuit-wise, this leads to a minimal two-level implementation



 $\hbox{\bf \cdot} \quad A two-variable function has four possible minterms. We can re-arrange the seminterms into a Karnaugh map \\$

X	Y	Minterm
0	0	x'y'
0	1	x'y
1	0	xy'
1	1	Xy




x'y'	x'y
xy'	xy

0

1

- Nowwecaneasilyseewhichmintermscontaincommonliterals
 - Mintermsontheleftandrightsidescontainy'andyrespectively
 - Mintermsinthetopandbottomrowscontainx'andxrespectively



K-mapSimplification

- Imagineatwo-variablesumofmintermsx'y'+x'y
- BothofthesemintermsappearinthetoprowofaKarnaughmap,whichmeansthattheyboth contain the literal x'

		У
	x'y'	×'y
X	xy'	ху


- $\bullet \quad What happens if you simplify this expression using Boolean algebra?$
- x'y'+x'y=x'(y'+y)[Distributive]

$$=x'+1$$
 [y+y'=1]

$$=x'$$
 $[x+1=x]$

AThree-VariableKarnaughMap

 For a three-variable expression with inputs x, y, z, the arrangement of minterms is more tricky:



· Another way to label the K-map (use whichever you like):

			1 33	У					1
	×ý′z′	×'y'z	×'yz	×'yz'		m ₀	m ₁	mз	m ₂
X	×y′z′	xy'z	×yz	×yz′	×	m ₄	m ₅	m ₇	m ₆
		2	Z				- 2	Z	

 With this ordering, any group of 2, 4 or 8 adjacent squares on the map contains common literals that can be factored out

			1	<i>(</i>		x'v'z+ x'vz
	×ý′z′	xý′z	ХÝZ	×'yz'	=	x'z(y'+y)
×	×y′z′	×y'z	×yz	×yz′	5	×'z•1
	3	Z	Z	X.	= 3	x'z

"Adjacency" includes wrapping around the left and right sides:


		20	У	x'y'z' + xy'z' + x'yz' + xy
×ý′z′	×ý′z	хýz	×'yz'	= z'(x'y' + xy' + x'y + xy)
X xy'z'	×y′z	×yz	×yz'	= z'(y'(x'+x)+y(x'+x))
-	Ž	7		= z'(y'+y)

· We'll use this property of adjacent squares to do our simplifications.

16


K-maps From Truth Tables

- We can fill in the K-map directly from a truth table
 - The output in row i of the table goes into square m, of the K-map
 - Remember that the rightmost columns of the K-map are "switched"



ReadingtheMSPfromtheK-map


- · You can find the minimal SoP expression
 - Each rectangle corresponds to one product term
 - The product is determined by finding the common literals in that rectangle



F(x,y,z)=y'z+xy

GroupingtheMintermsTogether

- . The most difficult step is grouping together all the 1s in the K-map
 - Make rectangles around groups of one, two, four or eight 1s
 - All of the 1s in the map should be included in at least one rectangle
 - Do not include any of the Os
 - Each group corresponds to one product term



K-mapSimplificationofSoPExpressions

- Let's consider simplifying f(x,y,z) = xy + y'z + xz
- · You should convert the expression into a sum of minterms form,
 - The easiest way to do this is to make a truth table for the function, and then read off the minterms
 - You can either write out the literals or use the minterm shorthand
- · Here is the truth table and sum of minterms for our example:

×	у	Z	f(x,y,z)
Ö	0	0	Ö
0 0 0	0	1	1
0	1 8	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

$$f(x,y,z) = x'y'z + xy'z + xyz' + xyz$$

= $m_1 + m_5 + m_6 + m_7$

UnsimplifyingExpressions

- You can also convert the expression to a sum of minterms with Boolean algebra
 - Apply the distributive law in reverse to add in missing variables.
 - Very few people actually do this, but it's occasionally useful.

$$xy + y'z + xz = (xy \cdot 1) + (y'z \cdot 1) + (xz \cdot 1)$$

$$= (xy \cdot (z' + z)) + (y'z \cdot (x' + x)) + (xz \cdot (y' + y))$$

$$= (xyz' + xyz) + (x'y'z + xy'z) + (xy'z + xyz)$$


$$= xyz' + xyz + x'y'z + xy'z$$

$$= m_1 + m_5 + m_6 + m_7$$


- In both cases, we're actually "unsimplifying" our example expression
 - The resulting expression is larger than the original one!
 - But having all the individual <u>minterms</u> makes it easy to combine them together with the K-map

Four-variable K-maps-f(W,X,Y,Z)

- · We can do four-variable expressions tool
 - The minterms in the third and fourth columns, and in the third and fourth rows, are switched around.
 - Again, this ensures that adjacent squares have common literals




- · Grouping minterms is similar to the three-variable case, but:
 - You can have rectangular groups of 1, 2, 4, 8 or 16 minterms
 - You can wrap around all foursides



Simplifym0+m2+m5+m8+m10+m13

· The expression is already a sum of minterms, so here's the K-map:



	m_0	m ₁	тз	m ₂	
	m ₄	m ₅	m ₇	m ₆	V
W	m ₁₂	m ₁₃	m ₁₅	m ₁₄	^
	m ₈	mg	m ₁₁	m ₁₀	

• We can make the following groups, resulting in the MSP x'z' + xy'z


9	1	0	0	L	
	0	1	0	0	
90.7	0	1	0	0	X
VV .	1	0	0	1	


	w'x'y'z'	w'x\y'z	wx'yz	w'x'yz'	
	wxy′z′	w'xy'z	w'xyz	w'xyz'	V
62	wxy'z'	WXY'Z	WXYZ	wxyz'	1
٧ -	wx'y'z'	wx'y'z	WX VZ	wx'yz'	

PoSOptimization

Maxterms are grouped to find minimal PoS expression

• $F(W,X,Y,Z) = \prod M(0,1,2,4,5)$






F(W,X,Y,Z)=Y.(X+Z)

PoSOptimization from SoP

$$F(W,X,Y,Z) = \Sigma m(0,1,2,5,8,9,10)$$
$$= \prod M(3,4,6,7,11,12,13,14,15)$$



$$F(W,X,Y,Z)=(W'+X')(Y'+Z')(X'+Z)$$

Or,


$$F(W,X,Y,Z)=X'Y'+X'Z'+W'Y'Z$$

Which one is the minimal one?

SoPOptimizationfromPoS

$$F(W,X,Y,Z) = \prod M(0,2,3,4,5,6)$$

= \Sigm(1,7,8,9,10,11,12,13,14,15)



Don'tcare

- You don't always need all 2ⁿ input combinations in an n-variable function
 - If you can guarantee that certain input combinations never occur
 - If some outputs aren't used in the rest of the circuit
- We mark don't-care outputs in truth tables and K-maps with Xs.

×	У	Z	f(x,y,z)
0	0	0	0
0	0	1	1
0	1	0	X
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	X
1	1	1	1

 Within a K-map, each X can be considered as either 0 or 1. You should pick the interpretation that allows for the most simplification. · Find a MSP for

$$f(w,x,y,z) = \sum m(0,2,4,5,8,14,15), d(w,x,y,z) = \sum m(7,10,13)$$

This notation means that input combinations wxyz = 0111, 1010 and 1101 (corresponding to minterms m_7 , m_{10} and m_{13}) are unused.

	1	0	0	1	
	1	1	×	0	~
w	0	×	1	1	1^
	1	0	0	×	

K-mapSummary


- K-mapsareanalternativetoalgebraforsimplifyingexpressions
 - TheresultisaMSP/MPS, which leads to a minimal two-level circuit
 - It'seasytohandledon't-careconditions
 - K-mapsarereallyonlygoodformanualsimplificationofsmallexpressions...
 - Thingstokeepinmind:
 - Rememberthecorrectorderofminterms/maxtermsontheK-map
 - Whengrouping, youcanwraparoundallsidesoftheK-map,and your groups can overlap
 - Makeasfewrectanglesaspossible,butmakeeach ofthemaslargeas possible. This leads to fewer, but simpler, product terms
 - Theremaybemorethanonevalidsolution

UNIT-II

COMBINATIONAL CIRCUITS

CombinationalLogic

- Logiccircuitsfordigitalsystemsmaybecombinationalorsequential.
- Acombinational circuit consists of input variables, logic gates, and output variables.



Forninputvariables,thereare 2ⁿpossible combinations of binary input variables. For each possible input Combination , there is one and only one possible output combination. A combinational circuit can be described by m Boolean functions one for each output variables. Usually the input s comes from flip-flops and outputs goto flip-flops.

DesignProcedure:

- 1. Theproblemisstated
- 2. Thenumberofavailableinputvariablesandrequiredoutputvariables isdetermined.
- 3. Theinputandoutputvariablesareassignedlettersymbols.
- 4. Thetruthtablethatdefinestherequiredrelationshipbetweeninputsandoutputsis derived.
- 5. The simplified Boolean function for each output is obtained.
- 6. Thelogicdiagramisdrawn.

Adders:


Digital computers perform variety of information processing tasks, the one is arithmetic operations. And the most basicarithmetic operation is the addition of two binary digits. i.e, 4 basic possible operations are:

$$0+0=0,0+1=1,1+0=1,1+1=10$$

The first three operations produce a sum whose length is one digit, but when augends and addend bits are equal to 1, the binary sum consists of two digits. The higher significant bit of this result is

calledacarry. A combinational circuit that performs the addition of two bits is called a half-adder. One that performs the addition of 3 bits (two significant bits & previous carry) is called a full adder. & 2 half adder can employ as a full-adder.

The Half Adder: A Half Adder is a combinational circuit with two binary inputs (augends and addend bits and two binary outputs (sum and carry bits.) It adds the two inputs (A and B) and produces thesum (S)and thecarry(C)bits. It is an arithmeticoperation of addition of two single bit words.




TheSum(S) bit and the carry(C) bit, according to the rules of binaryaddition, the sum (S) is the X-OR of A and B (It represents the LSB of the sum). Therefore,

$$S=A'B+AB'$$

Thecarry(C)istheANDofAand B(itisOunlessboththeinputsare1). Therefore, C=AB

Ahalf-addercanberealizedbyusingoneX-ORgateandoneAND gatea



Logicdiagramsofhalf-adder

NANDLOGIC:

$$S = A\overline{B} + \overline{A}B = A\overline{B} + A\overline{A} + \overline{A}B + B\overline{B}$$

$$= A(\overline{A} + \overline{B}) + B(\overline{A} + \overline{B})$$

$$= A \cdot \overline{AB} + B \cdot \overline{AB}$$

$$= \overline{A \cdot \overline{AB} \cdot B \cdot \overline{AB}}$$


$$C = AB = \overline{AB}$$

$$A \cdot \overline{AB} = \overline{AB}$$

$$B \cdot \overline{AB} = \overline{AB}$$

Logic diagram of a half-adder using only 2-input NAND gates.

NORLogic:




Logic diagram of a half-adder using only 2-input NOR gates.

TheFull Adder:

AFull-adderisacombinationalcircuitthataddstwobitsandacarryandoutputsasumbit andacarrybit. Toaddtwobinarynumbers, each havingtwoormorebits, the LSB scanbeadded by using a half-adder. The carryresulted from the addition of the LSBs is carried over to the next significant columnand added to the two bits in that column. So, in these condand higher columns, the two databits of that columnand the carrybit generated from the addition in the previous columnance to be added.

The full-adder adds the bits A and B and the carry from the previous column called the carry-in Cin and outputs the sum bit S and the carry-bit called the carry-out Cout. The variable S gives the value of the least significant bit of the sum. The variable Cout gives the output carry. The

eight rows under the input variables designate all possible combinations of 1s and 0s that these variablesmayhave. The 1s and 0s for the output variables are determined from the arithmetic sum of the input bits. When all the bits are 0s, the output is 0. The Soutput is equal to 1 when only 1 input is equal to 1 or when all the inputs are equal to 1. The Cout has a carry of 1 if two or three inputs are equal to 1.



Fromthetruthtable,acircuitthatwillproducethecorrectsumandcarrybitsinresponsetoevery possible combination of A,B and Cin is described by


$$S = ABCin + ABCin + ABCin + ABCin$$

 $Cout = ABCin + ABCin + ABCin + ABCin$

and


$$S=A\oplus B\oplus Cin$$

The sum term of the full-adder is the X-OR of A,B, and Cin, i.e, the sum bit the modulo sumofthedatabits in that column and the carry from the previous column. The logic diagram of the full-adder using two X-OR gates and two AND gates (i.e, Two half adders) and one OR gate is



Logic diagram of a full-adder using two half-adders.

The block diagram of a full-adder using two half-adders is




Block diagram of a full-adder using two half-adders.

Even though a full-adder can be constructed using two half-adders, the disadvantage is that the bits must propagate through several gates in accession, which makes the total propagation delay greater than that of the full-adder circuit using AOI logic.


TheFull-adder neither can also be realized using universal logic, i.e., either onlyNAND gates or only NOR gates as

$$A \oplus B = \overline{\overline{A \cdot \overline{AB}} \cdot \overline{B \cdot \overline{AB}}}$$
 Then
$$S = A \oplus B \oplus C_{in} = \overline{(A \oplus B) \cdot \overline{(A \oplus B)C_{in}} \cdot \overline{C_{in} \cdot \overline{(A \oplus B)C_{in}}}}$$

NANDLogic:



Sum and carry bits of a full-adder using AOI logic.



Logic diagram of a full-adder using only 2-input NAND gates.

NORLogic:

Then
$$S = A \oplus B \oplus C_{in} = \overline{(A \oplus B) + C_{in} + \overline{(A \oplus B)} + \overline{C}_{in}}$$

$$C_{out} = AB + C_{in}(A \oplus B) = \overline{A} + \overline{B} + \overline{C}_{in} + \overline{A \oplus B}$$

$$S = A \oplus B \oplus C_{in} = \overline{A} + \overline{B} + \overline{C}_{in} + \overline{A} \oplus \overline{B}$$

Logic diagram of a full-adder using only 2-input NOR gates.


Subtractors:

The subtraction of two binary numbers may be accomplished by taking the complement of the subtrahend and adding it to the minuend. By this, the subtraction operation becomes an addition operation and instead of having a separate circuit for subtraction, the adder itself can be used to perform subtraction. This results in reduction of hardware. In subtraction, each subtrahend bit of the number is subtracted from its corresponding significant minuend bit to form a difference bit. If the minuend bit is smaller than the subtrahend bit, a 1 is borrowed from the next significant position., that has been borrowed must be conveyed to the next higher pair of bits by means of a signal coming out (output) of a given stage and going into (input) the next higher stage.

TheHalf-Subtractor:

AHalf-subtractorisacombinationalcircuitthatsubtractsonebitfromtheotherandproduces the difference. It also has an output to specifyifa 1 has been borrowed. . It is used to subtract the LSB of the subtrahend from the LSB of the minuend when one binarynumber is subtracted from the other.

A Half-subtractor is a combinational circuit with two inputs A and B and two outputs d and b. d indicatesthedifferenceandbistheoutputsignalgeneratedthatinformsthenextstagethata1has beenborrowed.WhenabitBissubtractedfromanotherbitA,adifferencebit(d)andaborrowbit (b)resultaccordingtotherulesgivenas




Theoutputborrowbisa0aslongas $A \ge B$.Itisa1forA = 0andB = 1.Thedoutputistheresultof the arithmetic operation2b+A-B.

A circuit that produces the correct difference and borrow bits in response to every possible combination of the two 1-bit numbers is , therefore ,


$$d=AB+A \land B \Rightarrow andb=AB$$

That is, the difference bit is obtained by X-OR ing the two inputs, and the borrow bit is obtained by ANDing the complement of the minuend with the subtrahend. Note that logic for this exactly the same as the logic for output S in the half-adder.



A half-substractor can also be realized using universal logic either using only NAND gates or using NOR gates as:

NANDLogic:




NORLogic:

$$d = A \oplus B = A\overline{B} + \overline{A}B = A\overline{B} + B\overline{B} + \overline{A}B + A\overline{A}$$

$$= \overline{B}(A + B) + \overline{A}(A + B) = \overline{B + A + B} + \overline{A + A + B}$$


$$d = \overline{A}B = \overline{A}(A + B) = \overline{\overline{A}(A + B)} = \overline{A + (\overline{A + B})}$$



Logic diagram of a half-subtractor using only 2-input NOR gates.

TheFull-Subtractor:


Thehalf-subtractorcanbeonlyforLSB subtraction. IF there is aborrowduring the subtraction of the LSBs, it affects the subtraction in the next higher column; the subtrahend bit is subtracted from the minuend bit, considering the borrow from that column used for the subtraction in the preceding column. Such a subtraction is performed by a full-subtractor. It subtracts one bit (B) from another bit (A), when already there is aborrow bit (d) and the borrow bit (b) required from the next d and b. The two outputs present the difference and output borrow. The 1s and 0s for the output variables are determined from the subtraction of A-B-bi.



Fromthetruthtable,acircuitthatwillproducethecorrectdifferenceandborrowbitsinresponse to every possible combinations of A,B and bi is

$$\begin{aligned} d &= \overline{A}\overline{B}b_i + \overline{A}B\,\overline{b}_i + A\overline{B}\,\overline{b}_i + ABb_i \\ &= b_i(AB + \overline{A}\overline{B}) + \overline{b}_i(A\overline{B} + \overline{A}B) \\ &= b_i(\overline{A} \oplus B) + \overline{b}_i(A \oplus B) = A \oplus B \oplus b_i \end{aligned}$$
 and
$$b &= \overline{A}\overline{B}b_i + \overline{A}B\,\overline{b}_i + \overline{A}Bb_i + ABb_i = \overline{A}B(b_i + \overline{b}_i) + (AB + \overline{A}\overline{B})b_i \\ &= \overline{A}B + (\overline{A} \oplus \overline{B})b_i \end{aligned}$$


Afull-subtractorcanberealizedusingX-ORgatesandAOIgatesas



The full subtractor can also be realized using universal logic either using only NAND gates or using NOR gates as:

NANDLogic:

$$\begin{aligned} \mathbf{d} &= \mathbf{A} \oplus \mathbf{B} \oplus \mathbf{b}_{i} = \overline{(\mathbf{A} \oplus \mathbf{B}) \oplus \mathbf{b}_{i}} = \overline{(\mathbf{A} \oplus \mathbf{B}) \overline{(\mathbf{A} \oplus \mathbf{B}) \mathbf{b}_{i}}} \cdot \overline{\mathbf{b}_{i} \overline{(\mathbf{A} \oplus \mathbf{B}) \mathbf{b}_{i}}} \\ \mathbf{b} &= \overline{\mathbf{A}} \mathbf{B} + \mathbf{b}_{i} \overline{(\mathbf{A} \oplus \mathbf{B})} = \overline{\overline{\mathbf{A}} \mathbf{B} + \mathbf{b}_{i} \overline{(\mathbf{A} \oplus \mathbf{B})}} \\ &= \overline{\overline{\mathbf{A}} \mathbf{B} \cdot \mathbf{b}_{i} \overline{(\mathbf{A} \oplus \mathbf{B})}} = \overline{\mathbf{B} \overline{(\mathbf{A} + \overline{\mathbf{B}})} \cdot \overline{\mathbf{b}_{i} \overline{(\overline{\mathbf{b}}_{i} + \overline{(\mathbf{A} \oplus \mathbf{B})})}}} \\ &= \overline{\mathbf{B} \cdot \overline{\mathbf{A}} \mathbf{B} \cdot \overline{\mathbf{b}_{i}} \overline{[\overline{\mathbf{b}}_{i} \cdot \overline{(\mathbf{A} \oplus \mathbf{B})}]}} \end{aligned}$$



Logic diagram of a full-subtractor using only 2-input NAND gates.

NORLogic:

$$d = A \oplus B \oplus b_{i} = \overline{(A \oplus B) \oplus b_{i}}$$

$$= \overline{(A \oplus B)b_{i} + (\overline{A \oplus B})\overline{b}_{i}}$$

$$= \overline{[(A \oplus B) + (\overline{A \oplus B})\overline{b}_{i}][b_{i} + (\overline{A \oplus B})\overline{b}_{i}]}$$


$$= \overline{(A \oplus B) + \overline{(A \oplus B) + b_i}} + \overline{b_i} + \overline{(A \oplus B) + b_i}$$

$$= \overline{(A \oplus B) + \overline{(A \oplus B) + b_i}} + \overline{b_i} + \overline{(A \oplus B) + b_i}$$

$$b = \overline{AB} + b_i (\overline{A \oplus B})$$

$$= \overline{A(A + B) + (\overline{A \oplus B})[(A \oplus B) + b_i]}$$

$$= \overline{A + (\overline{A + B}) + (\overline{A \oplus B}) + \overline{(A \oplus B) + b_i}}$$




Logic diagram of a full subtractor using only 2-input NOR gates.

BinaryParallelAdder:

A binary parallel adder is a digital circuit that adds two binary numbers in parallel form and produces the arithmetic sum of those numbers in parallel form. It consists of full adders connected in a chain , with the output carry from each full-adder connected to the input carry of the next full-adder in the chain.

The interconnection of four full-adder (FA) circuits to provide a 4-bit parallel adder. The augendsbitsofAandaddendbitsofBaredesignatedbysubscriptnumbersfromrighttoleft, with subscript 1 denoting the lower –order bit. The carries are connected in a chain through the full- adders. The input carryto the adder is Cin and the output carryis C4. The S output generates the required sum bits. When the 4-bit full-adder circuit is enclosed within an IC package, it has four terminals for the augends bits, four terminals for the addend bits, four terminals for the sum bits, and two terminals for the input and output carries. AN n-bit parallel adder requires n-full adders. It canbeconstructedfrom4-bit,2-bitand1-bit fulladder ICsbycascadingseveralpackages. The outputcarryfromonepackagemustbeconnectedtotheinputcarryoftheonewiththenexthigher –order bits. The 4-bit full adder is a typical example of an MSIfunction.



Logic diagram of a 4-bit binary parallel adder.

Ripplecarryadder:

Intheparalleladder, the carry-out of each stage is connected to the carry-in of the stage. The sum and carry-out bits of any stage cannot be produced, until sometime after the carry-in of that stage occurs. This is due to the propagation delays in the logic circuitry,


whichleadtoatimedelayintheadditionprocess. The carrypropagation delay for each full-adder is the time between the application of the carry-in and the occurrence of the carry-out.

The 4-bit parallel adder, the sum (S1) and carry-out (C1) bits given by FA1 are not valid, until after the propagation delay of FA1. Similarly, the sum S2 and carry-out (C2) bits given by FA2 are not valid until after the cumulative propagation delayof two full adders (FA1 and FA2), and soon. At each stage, the sumbit is not valid until after the carry bits in all the preceding stages are valid. Carry bits must propagate or ripple through all stages before the most significant sum bit is valid. Thus, the total sum (the parallel output) is not valid until after the cumulative delay of all the adders.

The parallel adder in which the carry-out of each full-adder is the carry-in to the next most significant adder is called a ripple carry adder.. The greater the number of bits that a ripple carry addermustadd, the greater the time required for itto performavalidaddition. If two numbers are added such that no carries occur between stages, then the add time is simply the propagation time through a single full-adder.

4-BitParallelSubtractor:

The subtraction of binary numbers can be carried out most conveniently by means of complements, the subtraction A-B can be done by taking the 2's complement of B and adding it to A. The 2's complement can be obtained by taking the 1's complement and adding 1 to the least significant pair of bits. The 1's complement can be implemented with inverters as




Logic diagram of a 4-bit parallel subtractor.

Binary-AdderSubtractor:

A 4-bit adder-subtractor, the addition and subtraction operations are combined into one circuitwith one common binary adder. This is done by including an X-OR gate with each full-adder. The mode input M controls the operation. When M=0, the circuit is an adder, and when M=1, the circuit becomes a subtractor. Each X-OR gate receives input M and one of the inputs of B. When M=0, $E^{\oplus 0}=B$. The full-adder receives the value of B, the input carry is 0

and the circuit performs A+B. when $B\oplus 1=B'$ and $C_1=1$. The Binputs are complemented and a list hrough the input carry. The circuit performs the operation Applus the 2's complement of B.




Logic diagram of a 4-bit binary adder-subtractor.

TheLook-Ahead-CarryAdder:

In parallel-adder, the speed with which an addition can be performed is governed by the time required for the carries to propagate or ripple through all of the stages of the adder. The look-ahead carry adder speeds up the process by eliminating this ripple carry delay. It examines all the input bits simultaneously and also generates the carry-in bits for all the stages simultaneously.

The method of speeding up the addition process is based on the two additional functions of the full-adder, called the carry generate and carrypropagate functions.

Consideronefulladderstage; saythenth stage of a parallel adder as shown in fig. we know that is made by two half adders and that the half adder contains an X-OR gate to produce the sum and an AND gate to produce the carry. If both the bits A_n and B_n are 1s, a carry has to be generated in this stage regardless of whether the input carry C_{in} is a 0 or a 1. This is called generated carry, expressed as $G_n = A_n$. By which has to appear at the output through the OR gate as shown in fig.



A full adder (nth stage of a parallel adder).

Thereisanotherpossibility of producing a carryout. X-OR gate inside the half-adder

at the input produces an intermediary sum bit- call it P_n —which is expressed as $P_n = A_n \oplus B_n$. Next P_n and P_n are added using the X-OR gate inside the second half adder to produce the final

sum bitand $S_n = P_n \oplus C_n$ where $P_n = A_n \oplus B_n$ and output $C_0 = P_n \cdot C_n = (A_n \oplus B_n) \cdot C_n$ which becomes carry for the (n+1) thstage.

 $Consider the case of both P_n and C_n being 1. The input carry C_n has to be propagated \\ to the output only if P_n is 1. If P_n is 0, even if C_n is 1, the and gate in the second half-adder will inhibit C_n. the carryout of then the stage is 1 when either G_n=1 or P_n. C_n=1 or both G_n and P_n. C_n are equal to 1.$

For the final sum and carry outputs of then th stage, we get the following Boolean expressions.


$$S_n = P_n \oplus C_n$$
 where $P_n = A_n \oplus B_n$
 $C_{on} = C_{n+1} = G_n + P_n C_n$ where $G_n = A_n \cdot B_n$

Observe the recursive nature of the expression for the output carry at the nth stage which becomes the input carry for the (n+1)st stage it is possible to express the output carry of a higher significant stage is the carry-out of the previous stage.

Basedonthese, the expression for the carry-outs of various full adders are as follows,

$$\begin{split} &C_1 = G_0 + P_0 \cdot C_0 \\ &C_2 = G_1 + P_1 \cdot C_1 = G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_0 \\ &C_3 = G_2 + P_2 \cdot C_2 = G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_0 \\ &C_4 = G_3 + P_3 \cdot C_3 = G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot C_0 \\ &The general expression for n stages designated as 0 through $(n-1)$ would be
$$C_n = G_{n-1} + P_{n-1} \cdot C_{n-1} = G_{n-1} + P_{n-1} \cdot G_{n-2} + P_{n-1} \cdot P_{n-2} \cdot G_{n-3} + \dots + P_{n-1} \cdot \dots \cdot P_0 \cdot C_0 \end{split}$$$$

Observe that the final output carry is expressed as a function of the input variables in SOP form. Which is two level AND-OR or equivalent NAND-NAND form. Observe that the full look-ahead scheme requires the use of OR gate with (n+1) inputs and AND gates with number of inputs varying from 2 to (n+1).



${\bf 2's complement} Addition and Subtraction using Parallel Adders:$

Most modern computers use the 2's complement system to represent negative numbers and toper form subtraction operations of signed numbers can be performed using only the addition operation, if we use the 2's complement form to represent negative numbers.

The circuit shown can perform both addition and subtraction in the 2's complement. This adder/subtractorcircuitiscontrolledbythecontrolsignalADD/SUB'.WhentheADD/SUB'level is HIGH, the circuit performs the addition of the numbers stored in registers A and B. When the ADD/Sub'levelisLOW,thecircuitsubtractthenumberinregisterBfromthenumberinregister A.Theoperationis:

When ADD/SUB'isa1:


- 1. AND gates 1,3,5 and 7 are enabled , allowing B0,B1,B2and B3 to pass to the OR gates 9,10,11,12 . AND gates 2,4,6 and 8 are disabled , blocking B0',B1',B2', and B3' from reaching the OR gates 9,10,11 and 12.
- 2 ThetwolevelsB0toB3passthroughtheORgatestothe4-bitparalleladder,tobeadded to the bits A0 to A3. The sum appears at the output S0 toS3
- 3. Add/SUB'=1causesnocarryintotheadder.

When ADD/SUB' is a 0:

1. AND gates 1,3,5 and 7 are disabled , allowing B0,B1,B2and B3 from reaching the OR gates9,10,11,12.ANDgates2,4,6and8areenabled,blockingB0',B1',B2',andB3'from reaching the OR gates.

- 2 ThetwolevelsB0'toB3'passthroughtheORgatestothe4-bitparalleladder,tobeadded to the bits A0 to A3.The C0 is now 1.thus the number in register B is converted to its 2's complement form.
- 3. The difference appears at the output S0 to S3.

Adders/Subtractors used for adding and subtracting signed binary numbers. In computers , the output is transferred into the register A (accumulator) so that the result of the addition or subtraction always end up stored in the register A This is accomplished by applying a transfer pulse to the CLK inputs of register A.



SerialAdder:


A serial adderis used to add binarynumbers in serial form. Thetwo binarynumbers to be addedserially are stored intwo shiftregisters A and B. Bits are added one pair at a time through a single full adder (FA) circuit as shown. The carry out of the full-adder is transferred to a D flip-flop. The output of this flip-flop is the nused as the carry input for the next pair of significant bits. The sum bit from the S output of the full-adder could be transferred to a third shift register. By shifting the sum into A while the bits of A are shifted out, it is possible to use one register for storing both augend and the sum bits. The serial input register B can be used to transfer a new binarynumber while the addend bits are shifted out during the addition.

Theoperationoftheserial adderis:

Initiallyregister A holds the augend, register B holds the addend and the carryflip-flop is cleared to 0. The outputs (SO) of A and B provide a pair of significant bits for the full-adder at x and y. The shift control enables both registers and carry flip-flop , so, at the clock pulse both registersareshiftedoncetotheright,thesumbitfromSenterstheleftmostflip-flopofA,andthe output carryis transferred into flip-flopQ. Theshift control enablestheregistersforanumber of clock pulses equal to the number of bits of the registers. For each succeeding clock pulse a new sum bit is transferred to A, a new carry is transferred to Q, and both registers are shifted once to theright. This process continues until the shift control is disabled. Thus the addition is

accomplished by passing each pair of bits together with the previous carry through a single full adder circuit and transferring the sum, one bitat a time, into registerA.

Initially,registerAandthecarryflip-flopareclearedtoOandthenthefirstnumberisadded from B. While B is shifted through the full adder, a second number is transferred to it through its serial input. Thesecond numberis then added to the content of register A while a third number is transferredseriallyintoregisterB. This can be repeated to form the addition of two, three, or more numbers and accumulate their sum in register A.



DifferencebetweenSerialandParallelAdders:

Theparalleladderregisterswithparallelload, whereastheserial adderuses shiftregisters. The number of full adder circuits in the parallel adder is equal to the number of bits in the binary numbers, whereas the serial adder requires only one full adder circuit and a carry flip- flop. Excluding the registers, the parallel adder is a combinational circuit, whereas the serial adder is a sequential circuit. The sequential circuit in the serial adder consists of a full-adder and a flip-flop that stores the output carry.

BCDAdder:

TheBCDaddition process:

- 1. Add the 4-bit BCD code groups for each decimal digit position using ordinary binary addition.
- 2. For those positions where the sum is 9 or less, the sum is in proper BCD form and no correction is needed.
- 3. When the sum of two digits is greater than 9, a correction of 0110 should be added to thatsum,toproducetheproperBCDresult. This will produce a carry to be added to the decimal position.

ABCDaddercircuitmustbeabletooperateinaccordancewiththeabovesteps. Inotherwords, the circuit must be able to do the following:

1. Addtwo4-bitBCDcodegroups, using straightbinary addition.

2. Determine, if the sum of this addition is greater than 1101 (decimal 9); if it is, add 0110 (decimal 6) to this sum and generate a carry to the next decimal position.

The first requirement is easily met by using a 4- bit binary parallel adder such as the 74LS83 IC .For example , if the two BCD code groups A3A2A1A0and B3B2B1B0 are applied to a 4-bit parallel adder,theadder will outputS4S3S2S1S0, whereS4 is actuallyC4 , thecarry—out of the MSB bits.

The sum outputs S4S3S2S1S0 can range anywhere from 00000 to 100109when both the BCD code groups are 1001=9). The circuitry for a BCD adder must include the logic needed to detectwheneverthesumisgreaterthan01001,sothatthecorrectioncanbeaddedin. Those cases ,where the sum is greater than 1001 are listed as:

S ₄	S ₃	S ₂	S ₁	S ₀	Decimal number
0	1	0	1	0	10
0	1	0	1	1	11
0	1	1	0	0	12
0	1	1	0	1	13
0	1	1	1	0	14
O	1	1	1	1	15
1	0	0	0	0	16
1	0	0	0	1	17
1	0	0	1	0	18


LetusdefinealogicoutputXthatwillgoHIGHonlywhenthesumisgreaterthan01001(i.e, forthecases intable). If examinethesecases,seethatXwillbeHIGHfor eitherofthefollowing conditions:

- 1. Whenever S4=1(sumgreaterthan15)
- 2. WheneverS3=1andeitherS2orS1orbothare1(sum10to 15)

This condition can be expressed as

$$X=S4+S3(S2+S1)$$

Two or more BCD adders can be connected in cascade when two or more digit decimal numbers are to be added. The carry-out of the first BCD adder is connected as the carry-in of the secondBCDadder, the carry-out of the secondBCDadder is connected as the carry-in of the adder and so on.



EXCESS-3(XS-3)ADDER:

ToperformExcess-3additions,

- 1. Addtwoxs-3codegroups
 - 2. If carry=1,add0011(3) tothesumofthosetwocodegroups Ifcarry=0,subtract0011(3)i.e.,add1101(13indecimal)tothesumofthosetwocode groups.

EX:

Implementation of xs-3 adder using 4-bit binary adders is shown. The augend (A3 A2A1A0)andaddend(B3B2B1B0)inxs-3areaddedusingthe4-bitparalleladder.Ifthecarryis a1, then 0011(3)is added to thesum bitsS3S2S1S0 oftheupperadder inthelower4-bit parallel

adder.Ifthecarryisa0,then1101(3)isaddedtothesumbits(Thisisequivalenttosubtracting 0011(3) from the sum bits. The correct sum in xs-3 is obtained

Excess-3(XS-3)Subtractor:

ToperformExcess-3subtraction,

- 1. Complementthesubtrahend
- 2. Addthecomplementedsubtrahend totheminuend.
- 3. Ifcarry=1,resultispositive.Add3andendaroundcarrytotheresult.Ifcarry=0,the result isnegative. Subtract 3, i.e,and take the 1's complement of theresult.

Ex:	Perform9-4	
	1100	9inxs-3
	+1000	Complementof4nXs-3
(1)	0100	Thereisacarry
	+0011	Add0011(3)
	0111	
	0111	.
	1	Endaroundcarry
	1000	5 in xs-3

The minuend and the 1's complement of the subtrahend in xs-3 are added in the upper 4-bit parallel adder. If the carry-out from the upper adder is a 0, then 1101 is added to the sum bits oftheupperadderintheloweradderandthesumbitsoftheloweradderarecomplemented get theresult. If the carry-outfrom the upper adder is a 1, then 3=0011 is added to the sumbits of the lower adder and the sum bits of the lower adder give the result.

BinaryMultipliers:

In binary multiplication by the paper and pencil method, is modified somewhat in digital machines because a binary adder can add only two binary numbers at a time.

In abinarymultiplier,insteadofaddingallthepartialproductsattheend,theyareaddedtwo atatimeandtheirsumaccumulatedinaregister(theaccumulatorregister). Inaddition,whenthe multiplier bit is a 0,0s are not written down and added because it does not affect the final result. Instead, the multiplicand isshifted left by onebit.

Themultiplicationof	1 1 1 0 by 1 0 0 1 usi	ingthisprocessis
Multiplicand 1110		
Multiplier	1001	
	1110	TheLSBofthemultiplierisa1; writedownthemultiplicand;
		shiftthe multiplicand one position to the left(1 1 1 0 0)
	1110	The secondmultiplierbit is a0; writedowntheprevious result
		1110; shiftthe multiplicand to the leftagain (1 1 10
		0 0)

+1110000

The fourth multiplier bit is a 1 write down the new multiplicand add it to the first partial product to obtain the finalproduct.

1111110

This multiplication process can be performed by the serial multiplier circuit , which multiplies two 4-bit numbers to produce an 8-bit product. The circuit consists of following elements

X register: A 4-bit shiftregister that stores the multiplier --- it will shiftright on the fallingedge of the clock. Note that 0s are shifted in from the left.

B register: An8-bitregisterthatstoresthemultiplicand; it will shift left on the falling edge of the clock. Note that 0s are shifted in from the right.

Aregister: An 8-bitregister, i.e., the accumulator that accumulates the partial products.

Adder:An8-bitparalleladderthatproducesthesumofAandBregisters.TheadderoutputsS7 through S0 are connected to the D inputs of the accumulator so that the sum can be transferred to the accumulator only when a clock pulse gets through the AND gate.

The circuit operation can be described by going through each step in the multiplication of 1110 by 1001. The complete process requires 4 clock cycles.

- **1. Before the first clock pulse**: Prior to the occurrence of the first clock pulse, the register A is loadedwith00000000,theregisterBwiththemultiplicand00001110,andtheregisterXwiththe multiplier 1001. Assume that each of these registers is loaded using its asynchronous inputs(i.e., PRESET and CLEAR). The output of the adder will bethe sum of A and B,i.e., 00001110.
- **2 FirstClockpulse**:SincetheLSBof themultiplier(X0)isa1,thefirstclockpulsegetsthrough theANDgateanditspositivegoing transition transfers the sum outputs into the accumulator. The subsequent negative going transition causes the X and B registers to shift right and left, respectively. This produces a new sum of A and B.
- **3 Second Clock Pulse:** Thesecond bitoftheoriginalmultiplierisnowinX0.Sincethisbitisa 0, the second clock pulse is inhibited from reaching the accumulator. Thus, the sum outputs are not transferred into the accumulator and the number in the accumulator does not change. The negativegoingtransitionoftheclockpulsewillagainshifttheXandBregisters.Againanewsum isproduced.
- **4 Third Clock Pulse**: The third bit of the original multiplier is now in X0; since this bit is a0, the third clock pulse is inhibited from reaching the accumulator. Thus, the sum outputs are not transferred into the accumulator and the number in the accumulator does not change. The negative going transition of the clock pulse will again shift the X and B registers. Again a new sum is produced.
- **5. Fourth Clock Pulse:** ThelastbitoftheoriginalmultiplierisnowinX0,andsinceitisa1,the positive going transition of the fourth pulse transfers the sum into the accumulator. The accumulatornowholdsthefinalproduct. Then egative going transition of the clock pulses hifts X and B again. Note that, X is now 0000, since all the multiplier bits have been shifted out.

Codeconverters:

The availability of a large variety of codes for the same discrete elements of information results in the use of different codes by different digital systems. It is sometimes necessary to use

the output of one system as the input to another. A conversion circuit must be inserted between the two systems if each uses different codes for the same information. Thus a code converter is a logic circuit whose inputs are bit patterns representing numbers (or character) in one cod and whose outputs are the corresponding representation in a different code. Code converters are usually multiple output circuits.


To convert from binary code A to binary code B, the input lines must supply the bit combination of elements as specified by code A and the output lines must generate the corresponding bit combination of code B. A combinational circuit performs this transformation by means of logic gates.


For example, a binary –to-gray code converter has four binaryinput lines B4, B3,B2,B1 and fourgraycodeoutputlinesG4,G3,G2,G1.Whentheinputis0010,forinstance,theoutputshould be0011andsoforth.Todesign acodeconverter,weuseacodetabletreatingitasatruthtableto express each output as a Boolean algebraic function of all the inputs.

Inthisexample,ofbinary–to-graycodeconversion,wecantreatthebinarytothe graycodetable as four truth tables to derive expressions for G4, G3, G2, and G1. Each of these four expressions would,ingeneral,containallthefourinputvariablesB4,B3,B2,andB1.Thus,thiscodeconverter is actually equivalent to four logic circuits, one for each of the truth tables.

The logic expression derived for the code converter can be simplified using the usual techniques, including_don'tcares'ifpresent.Eveniftheinputisanunweightedcode,thesamecellnumbering method which we used earlier can be used, but the cell numbers --must correspond to the input combinations as if they were an 8-4-2-1 weighted code.

Designofa4-bitbinarytograycodeconverter:







Designofa4-bitgraytoBinarycodeconverter:

$$\begin{split} \mathbf{B}_4 &= \Sigma \ m(12, \ 13, \ 15, \ 14, \ 10, \ 11, \ 9, \ 8 \) = \Sigma \ m(8, \ 9, \ 10, \ 11, \ 12, \ 13, \ 14, \ 15) \\ \mathbf{B}_3 &= \Sigma \ m(\ 6, \ 7, \ 5, \ 4, \ 10, \ 11, \ 9, \ 8 \) = \Sigma \ m(4, \ 5, \ 6, \ 7, \ 8, \ 9, \ 10, \ 11) \\ \mathbf{B}_2 &= \Sigma \ m(3, \ 2, \ 5, \ 4, \ 15, \ 14, \ 9, \ 8 \) = \Sigma \ m(2, \ 3, \ 4, \ 5, \ 8, \ 9, \ 14, \ 15) \\ \mathbf{B}_1 &= \Sigma \ m(1, \ 2, \ 7, \ 4, \ 13, \ 14, \ 11, \ 8 \) = \Sigma \ m(2, \ 3, \ 4, \ 5, \ 8, \ 9, \ 14, \ 15) \\ \mathbf{B}_1 &= \Sigma \ m(1, \ 2, \ 7, \ 4, \ 13, \ 14, \ 11, \ 8 \) = \Sigma \ m(1, \ 2, \ 4, \ 7, \ 8, \ 11, \ 13, \ 14) \end{split}$$

$$\begin{split} \mathbf{B}_4 &= \mathbf{G}_4 \\ \mathbf{B}_3 &= \overline{\mathbf{G}}_4 \mathbf{G}_3 + \mathbf{G}_4 \overline{\mathbf{G}}_3 \mathbf{G}_2 + \mathbf{G}_4 \overline{\mathbf{G}}_3 \overline{\mathbf{G}}_2 + \mathbf{G}_4 \mathbf{G}_3 \mathbf{G}_2 \\ &= \overline{\mathbf{G}}_4 \mathbf{G}_3 + \mathbf{G}_4 \overline{\mathbf{G}}_3 \mathbf{G}_2 + \mathbf{G}_4 \overline{\mathbf{G}}_3 \overline{\mathbf{G}}_2 + \mathbf{G}_4 \mathbf{G}_3 \mathbf{G}_2 \\ &= \overline{\mathbf{G}}_4 \mathbf{G}_3 \oplus \mathbf{G}_2 + \mathbf{G}_4 \overline{\mathbf{G}}_3 \mathbf{G}_2 \mathbf{G}_1 + \overline{\mathbf{G}}_4 \mathbf{G}_3 \mathbf{G}_2 \overline{\mathbf{G}}_1 + \mathbf{G}_4 \mathbf{G}_3 \overline{\mathbf{G}}_2 \overline{\mathbf{G}}_1 + \mathbf{G}_4 \mathbf{G}_3 \overline{\mathbf{G}}_2 \overline{\mathbf{G}}_1 \\ &+ \mathbf{G}_4 \mathbf{G}_3 \mathbf{G}_2 \overline{\mathbf{G}}_1 + \mathbf{G}_4 \overline{\mathbf{G}}_3 \mathbf{G}_2 \mathbf{G}_1 + \mathbf{G}_4 \overline{\mathbf{G}}_3 \overline{\mathbf{G}}_2 \overline{\mathbf{G}}_1 \\ &= \overline{\mathbf{G}}_4 \overline{\mathbf{G}}_3 (\mathbf{G}_2 \oplus \mathbf{G}_1) + \mathbf{G}_4 \mathbf{G}_3 (\mathbf{G}_2 \oplus \mathbf{G}_1) + \overline{\mathbf{G}}_4 \mathbf{G}_3 (\overline{\mathbf{G}}_2 \oplus \overline{\mathbf{G}}_1) + \mathbf{G}_4 \overline{\mathbf{G}}_3 (\overline{\mathbf{G}}_2 \oplus \overline{\mathbf{G}}_1) + \mathbf{G}_4 \overline{\mathbf{G}}_3 (\overline{\mathbf{G}}_2 \oplus \overline{\mathbf{G}}_1) \\ &= (\mathbf{G}_2 \oplus \mathbf{G}_1) (\overline{\mathbf{G}}_4 \oplus \overline{\mathbf{G}}_3) + (\overline{\mathbf{G}}_2 \oplus \overline{\mathbf{G}}_1) (\mathbf{G}_4 \oplus \mathbf{G}_3) \\ &= \mathbf{G}_4 \oplus \mathbf{G}_3 \oplus \mathbf{G}_2 \oplus \mathbf{G}_1 \end{split}$$






4-bit Gray-to-binary code converter.

Designofa4-bitBCDtoXS-3 codeconverter:


3	8421	code			XS-3	code		$X_4 = \Sigma m(5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 16)$
B.	D ₂	D ₂	10,	×.	×a	×z	×,	$X_3 = \sum m(1, 2, 3, 4, 9) + d(10, 11, 12, 13, 14, 15)$
0	0	0	0	0	0	1	1	$X_2 = \Sigma m(0, 3, 4, 7, 8) + d(10, 11, 12, 13, 14, 15)$
0	O	0	1	0	1	0	0	$X_1 = \Sigma m(0, 2, 4, 6, 8) + d(10, 11, 12, 13, 14, 16)$
0	0	1	0	0	1	0	1	X1 = 2 m(0, 2, 4, 6, 8) + 0(10, 11, 12, 13, 14, 10
0000000	0	1	1	0		1	0	The minimal expressions are
0	1	0	0	0	1	1	1	
0	1	0	1	1	O	0	0	$X_4 = B_4 + B_3B_2 + B_3B_1$
0	1	1	0	1	O	0	1	$X_3 = B_3 \overline{B}_2 \overline{B}_1 + \overline{B}_2 B_1 + \overline{B}_3 B_2$
0	1	1	1	1	O	1	0	$X_a = \overline{B}_a \overline{B}_1 + B_a B_1$
1	0	0	0	1	O	1	1	
1	8	0	1	1	1	0	0	×, = 6,
		(n)	Conve	rsion tat	ole			(b) Minimal expressions

4-bit BCD-to-XS-3 code converter




4-bit BCD-to-XS-3 code converter.


Design of aBCDtograycodeconverter:



Designof aSOPcircuittoDetecttheDecimalnumbers5through12ina4-bitgraycode Input:



DesignofaSOPcircuittodetectthedecimalnumbers0,2,4,6,8ina4-bit5211BCDcode input:




Truth table, K-map and logic diagram for the SOP circuit.

Design of a Combinational circuit to produce the 2's complement of a 4-bit binary number:

	Inp	out			Out	put	
Α	В	С	D	E	F	G	Н
0	0	0	0	0	0	0	0
0	0	0	1	1	1	1	1
0	0	1	0	1	1	1 -	0
0	0	1	1	1	1	0	1
0	1	0	0	1	1	0	0
0	1	0	1	1	0	1	1
0	1	1	0	1	0	1	0
0	1	1	1	1	0	0	1
1	0	0	0	1	0	0	0
1	0	0	1	0	1	1	1
1	0	1	0	0	1	1	0
1	0	1	1	0	1	0	1
1	1	0	0	0	1	0	0
1	1	0	1	0	0	1	1
1	1	1	0	0	0	1	0
1	1	1	1	Ō	0	0	1


Conversion table and K-maps for the circuit

(a) Conversion table



Comparators:

 $\mathsf{EQUALITY} = (\mathsf{A}_3 \odot \mathsf{B}_3)(\mathsf{A}_2 \odot \mathsf{B}_2)(\mathsf{A}_1 \odot \mathsf{B}_1)(\mathsf{A}_0 \odot \mathsf{B}_0)$



Block diagram of a 1-bit comparator.

The logic for a 1-bit magnitude comparator: Let the 1-bit numbers be $A = A_0$ and $B = B_0$. If $A_0 = 1$ and $B_0 = 0$, then A > B. Therefore,

$$A > B$$
: $G = A_0 \overline{B}_0$


If $A_0 = 0$ and $B_0 = 1$, then A < B. Therefore,

$$A < B$$
: $L = \overline{A}_0 B_0$

If A_0 and B_0 coincide, i.e. $A_0 = B_0 = 0$ or if $A_0 = B_0 = 1$, then A = B. Therefore,

$$A = B : E = A_0 \odot B_0$$

A _o	Bo	L	E	G
0	o	0	- 1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0



1. Magnitude Comparator:

1-bitMagnitudeComparator:

The logic for a 2-bit magnitude comparator: Let the two 2-bit numbers be $A = A_1 A_0$ and $B = B_1 B_0$.

- 1. If $A_1 = 1$ and $B_1 = 0$, then A > B or
- 2. If A_1 and B_1 coincide and $A_0 = 1$ and $B_0 = 0$, then A > B. So the logic expression for A > B is


$$A > B : G = A_1 \overline{B}_1 + (A_1 \odot B_1) A_0 \overline{B}_0$$

- 1. If $A_1 = 0$ and $B_1 = 1$, then A < B or
- 2. If A_1 and B_1 coincide and $A_0 = 0$ and $B_0 = 1$, then A< B. So the expression for A < B is

$$\mathsf{A} < \mathsf{B} : \mathsf{L} = \overline{\mathsf{A}}_{\mathsf{I}} \mathsf{B}_{\mathsf{I}} + (\mathsf{A}_{\mathsf{I}} \odot \mathsf{B}_{\mathsf{I}}) \overline{\mathsf{A}}_{\mathsf{0}} \mathsf{B}_{\mathsf{0}}$$

If A_1 and B_1 coincide and if A_0 and B_0 coincide then A = B. So the expression for A = B is

$$A = B : E = (A_1 \odot B_1)(A_0 \odot B_0)$$



4-BitMagnitudeComparator:

The logic for a 4-bit magnitude comparator: Let the two 4-bit numbers be $A = A_3A_2A_1A_0$ and $\mathbf{B} = \mathbf{B_3} \mathbf{B_2} \mathbf{B_1} \mathbf{B_0}.$

- 1. If $A_3 = 1$ and $B_3 = 0$, then A > B. Or
- 2. If A_3 and B_3 coincide, and if $A_2 = 1$ and $B_2 = 0$, then A > B. Or 3. If A_3 and B_3 coincide, and if A_2 and B_2 coincide, and if $A_1 = 1$ and $B_1 = 0$, then A > B. Or
- If A₃ and B₃ coincide, and if A₂ and B₂ coincide, and if A₁ and B₁ coincide, and if A₀ = 1 and $B_0 = 0$, then A > B.

From these statements, we see that the logic expression for A > B can be written as

$$(A > B) = A_3 \overline{B}_3 + (A_3 \odot B_3) A_2 \overline{B}_2 + (A_3 \odot B_3) (A_2 \odot B_2) A_1 \overline{B}_1$$

$$+ (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \odot B_1) A_0 \overline{B}_0$$


Similarly, the logic expression for A < B can be written as

$$\begin{aligned} A < B &= \overline{A}_3 B_3 + (A_3 \odot B_3) \overline{A}_2 B_2 + (A_3 \odot B_3) (A_2 \odot B_2) \overline{A}_1 B_1 \\ &+ (A_3 \odot B_3) (A_2 \odot B_2) (A_1 \odot B_1) \overline{A}_0 B_0 \end{aligned}$$


If A₂ and B₃ coincide and if A₂ and B₂ coincide and if A₁ and B₁ coincide and if A₀ and B₀ coincide, then A = B.

So the expression for A = B can be written as

$$(A = B) = (A_3 \odot B_3)(A_2 \odot B_2)(A_1 \odot B_1)(A_0 \odot B_0)$$




ICComparator:





Pin diagram and cascading of 7485 4-bit comparators.

ENCODERS:




OctaltoBinaryEncoder:






DecimaltoBCDEncoder:



Tristatebus system:

In digital electronics**three-state**, **tri-state**, or **3-state**logic allows an output port to assume a highimpedancestateinadditiontotheOand1logiclevels,effectivelyremovingtheoutputfromthecircuit. This allows multiple circuits to share the same output line or lines (such as a bus which cannot listen to more than one device at a time).

Three-state outputs are implemented in many registers, bus drivers, and flip-flops in the 7400 and 4000 series as well as in other types, but also internally in many integrated circuits. Other typical uses are internal and external buses in microprocessors, computer memory, and peripherals. Many devices are controlled by an active-low input called OE (Output Enable) which dictates whether the outputs should be held in a high-impedance state or drive their respective loads (to either 0- or 1-level).




INF	PUT	OUTPUT
A	В	С
О		О
1	'	1
×	O	Z (high impedance)

UNIT III SEQUENTIAL CIRCUITS

Classification of sequential circuits: Sequential circuits may be classified as two types.

- 1. Synchronoussequential circuits
- 2. Asynchronoussequentialcircuits

Combinational logic refers to circuits whose output is strictly depended on the present value of theinputs. Assoonasinputs are changed, the information about the previous inputs is lost, that is, combinational logics circuits have no memory. Although every digital system is likely to have combinational circuits, most systems encountered in practice also include memory elements, which require that the system be described in terms of sequential logic. Circuits whose output depends not only on the present input value but also the past input value are known as **sequential logic circuits**. The mathematical model of a sequential circuit is usually referred to as a **sequential machine**.



Comparisonbetweencombinationalandsequentialcircuits

Combinationalcircuit	Sequentialcircuit
1.Incombinational circuits, the output variables at any instant of time are dependent only on the present input Variables	1.insequentialcircuitstheoutputvariablesat anyinstant of time are dependent not onlyon the present input variables, but also on the present state
2.memoryunitisnotrequiresin combinational circuit	2.memoryunitisrequiredtostorethepast history of the input variables
3.thesecircuitsarefasterbecause the delaybetween the i/p and o/p	3. sequential circuits are slower than combinational circuits due to propagation delay of gates only
4. easytodesign	4.comparativelyhardtodesign

Levelmodeandpulsemodeasynchronoussequentialcircuits:





Figure 1: Asynchronous Sequential Circuit

Fig shows a block diagram of an asynchronous sequential circuit. It consists of a combinational circuit and delay elements connected to form the feedbackloops. The present state and next state variables in asynchronous sequential circuits called secondary variables and excitation variables respectively..

Therearetwotypesofasynchronouscircuits:fundamentalmodecircuitsandpulsemode circuits.

Synchronous Operation:

Sequentialcircuitsaredividedintotwomaintypes:**synchronous**and**asynchronous**. Their classificationdependson thetimingof theirsignals. *Synchronous* sequentialcircuitschangetheir states and output values at discrete instants of time, which are specified by the rising and falling edge of a free-running **clock signal**. The clock signal is generally some form of square wave as shown in Figure below.



From the diagram you can see that the **clock period** is the time between successive transitionsinthesamedirection, that is, between two rising or two falling edges. State transitions in synchronous sequential circuits are made to take place at times when the clock is making a transition from 0 to 1 (rising edge) or from 1 to 0 (falling edge). Between successive clock pulses

thereisnochangeinthe information storedinmemory.

The reciprocal of the clock period is referred to as the **clock frequency**. The **clock width** isdefinedasthetimeduringwhichthevalueoftheclocksignalisequalto1. The ratio of the clock width and clock period is referred to as the duty cycle. A clock signal is said to be **active high** if the state changes occurate the clock's risinged georduring the clockwidth. Otherwise, the clock is said to be **active low**. Synchronous sequential circuits are also known as **clocked sequential circuits**.

Thememoryelementsusedinsynchronoussequential circuits are usually flip-flops. These circuits are binary cells capable of storing one bit of information. A flip-flop circuit has two outputs, one for the normal value and one for the complement value of the bit stored in it. Binary information can enter a flip-flop in a variety of ways, a fact which give rise to the different types of flip-flops. For information on the different types of basic flip-flop circuits and their logical properties, see the previous tutorial on flip-flops.

In *asynchronous* sequential circuits, the transition from one state to another is initiated by the changeintheprimaryinputs; thereisnoexternalsynchronization. Thememory commonly used in asynchronous sequential circuits are time-delayed devices, usually implemented by feedback among logic gates. Thus, asynchronous sequential circuits may be regarded as combinational circuits with feedback. Because of the feedback among logic gates, asynchronous sequential circuits may, at times, become unstable due to transient conditions. The instability problem imposes many difficulties on the designer. Hence, they are not ascommonly used as synchronous systems.

FundamentalModeCircuitsassumesthat:

- 1. Theinputvariableschangeonlywhenthe circuitisstable
- 2. Onlyoneinput variablecanchangeatagiventime
- 3. Inputsarelevelsarenotpulses

Apulsemodecircuitassumesthat:

- 1. Theinputvariablesarepulsesinsteadoflevels
- 2. Thewidthofthepulsesislongenoughforthecircuit torespondtotheinput
- 3. Thepulsewidthmustnotbesolongthatisstillpresentafterthenewstateisreached.

Latchesandflip-flops

Latchesandflip-flopsarethebasicelementsforstoringinformation. One latchorflip-flop can store one bit of information. The main difference between latches and flip-flops is that for latches, their outputs are constantly affected by their inputs as long as the enablesignal is asserted. In other words, when they are enabled, their content changes immediately when their inputs change. Flip-flops, on the other hand, have their content change only either at the rising or falling edge of the clock, the flip-flop content remains constant even if the input changes.

Therearebasically four main types of latches and flip-flops: SR,D,JK,and T.Themajor differences in these flip-flop types are the number of inputs they have and how they change state.

For each type, there are also different variations that enhance their operations. In this chapter, we will look at the operations of the various latches and flip-flops.the flip-flops has two outputs, labeled Q and Q'. the Q output is thenormal output of the flip flop and Q' is the inverted output.




Figure: basicsymbolofflipflop

A latch may be an active-high input latch or an active –LOW input latch.active –HIGH means that the SET and RESET inputs are normally resting in the low state and one of them will be pulsed high whenever we want to change latch outputs.


SRlatch:

The latch has two outputs Q and Q'. When the circuit is switched on the latch may enter into any state. If Q=1, then Q'=0, which is called SET state. If Q=0, then Q'=1, which is called RESET state. Whether the latch is in SET state or RESET state, it will continue to remain in the same state, as long as the power is not switched off. But the latch is not an useful circuit, since thereis no wayof enteringthedesired input. It is thefundamental buildingblockin constructing flip-flops, as explained in the following sections


NANDlatch

NAND latch is the fundamental building block in constructing a flip-flop. It has the property of holding on to any previous output, as long as it is not disturbed.

TheoprationofNANDlatchisthereverseoftheoperationofNORlatch.if0'sarereplaced by1's and 1's are replaced by0's we get the same truth table as that of the NOR latch shown



NORlatch



The analysis of the operation of the active-HIGHNOR latch can be summarized as follows.

- 1. SET=0, RESET=0: this is normal resting state of the NOR latch and it has no effect on the output state. Q and Q' will remain in whatever stste theywere prior to the occurrence of this input condition.
- 2. SET=1,RESET=0:thiswillalwayssetQ=1,whereitwillremainevenafterSETreturnsto0
- 3. SET=0,RESET=1:thiswillalwaysresetQ=0,whereit willremainevenafterRESET returns to 0
- 4. SET=1,RESET=1; this condition tries to SET and RESET the latch at the same time, and it producesQ=Q'=0. If the inputsarereturned to zero simultaneously, the resulting outputs the is erratic and unpredictable. This input condition should not be used.

The SET and RESET inputs are normally in the LOW state and one of them will be pulsed HIGH. Whenever we want to change the latch outputs..

RSFlip-flop:

The basic flip-flop is a one bit memory cell that gives the fundamental idea of memory device. Itconstructed using two NAND gates. The two NAND gates N1 and N2 are connected such that, output of N1 is connected to input of N2 and output of N2 to input of N1. These form the feedback path the inputs are S and R, and outputs are Q and Q'. The logic diagram and the block diagram of R-S flip-flop with clocked input




Figure: RSFlip-flop

Theflip-flop can be made to respond onlyduring the occurrence of clock pulse byadding twoNANDgatestotheinputlatch. Sosynchronization is achieved. i.e., flip-flops are allowed to change their states only at particular instant of time. The clock pulses are generated by a clock pulse generator. The flip-flops are affected only with the arrival of clock pulse.

Operation:

- 1. WhenCP=0theoutputofN3andN4are1regardlessofthevalueofSandR.Thisisgiven as input to N1 and N2. Thismakes the previous value of Q andQ'unchanged.
- 2. WhenCP=1theinformationatSandRinputsareallowedtoreachthelatchandchangeof state in flip-flop takes place.
- 3. CP=1,S=1,R=0givestheSETstatei.e.,Q=1,Q'=0.
- 4. CP=1,S=0,R=1givestheRESETstatei.e.,Q=0,Q'=1.
- 5. CP=1,S=0,R=0doesnotaffectthestateofflip-flop.

6. CP=1,S=1,R=1isnotallowed,becauseitisnotabletodeterminethenextstate. This condit ion is said to be a —race condition.

In the logic symbol CP input is marked with a triangle. It indicates the circuit responds to an input change from 0 to 1. The characteristic table gives the operation conditions of flip-flop. Q(t) is the present state maintained in the flip-flop at time \underline{t} . Q(t+1) is the state after the occurrence of clock pulse.

Truth table

S	R	Q(1+1)	Comments
0	0	Qı	No change
0	1	0	Reset / clear
1	0	1	Set
1	1	*	Not allowed

EdgetriggeredRSflip-flop:

Some flip-flops have an RC circuit at the input next to the clock pulse. By the design of the circuit the R-C time constant is much smaller than the width of the clock pulse. So the output changes will occur only at specific level of clock pulse. The capacitor gets fully charged when clock pulse goes from low to high. This change produces a narrow positive spike. Later at the trailing edge it produces narrow negative spike. This operation is called edge triggering, as the flip-flop responds only at the changing state of clock pulse. If output transition occurs at rising edge of clock pulse (0Π) , it is called positivelyedge triggering. If it occurs at trailing edge $(1 \cap 0)$ it is called positivelyedge triggering. If it occurs at trailing edge $(1 \cap 0)$ it is called positivelyedge triggering. If it occurs at trailing edge $(1 \cap 0)$ it is called positivelyedge triggering.





Figure: Edgetriggered RSflip-flop

Dflip-flop:

The D flip-flop is the modified form of R-S flip-flop. R-S flip-flop is converted to D flip-flop by addinganinverterbetweenSandRandonlyoneinputDistakeninsteadofSandR.Sooneinput is D and complement of D is given as another input. The logic diagram and the block diagram of D flip-flop with clocked input




When the clock is low both the NAND gates (N1 and N2) are disabled and Qretain sits last value. When clock is high both the gates are enabled and the input value at D is transferred to its output Q.D flip-flop is also called -Data flip-flop \parallel .

Truth table

CP	D	Q
0	×	Previous state
1	0	0
1	- 1	1

EdgeTriggeredDFlip-flop:




Truth table

PRESET	CLEAR	CP	D	Q
0	0	X	X	*(forbidden)
0	1	X	X	1
1	0	X	X	0
1	0	0	X	NC
1	1	1	X	NC
1	1	↓	X	NC
1	1	↑	0	0
1	1	↑	1	1

Figure:truthtable,blockdiagram,logicdiagramofedgetriggeredflip-flop JK

flip-flop (edge triggered JK flip-flop)

The race condition in RS flip-flop, when R=S=1 is eliminated in J-K flip-flop. There is a feedback from the output to the inputs. Figure 3.4 represents one wayof building a JK flip-flop.



Truth table

J	K	Q(1+1)	Comments
0	0	Qı	No change
0	1	0	Reset / clear
1	0	1	Set
1	1	Q'i	Complement/ toggle.

Figure: JKflip-flop

The Jand Kare called control inputs, because they determine what the flip-flop does when a positive clock edge arrives.

Operation:

- 1. WhenJ=0,K=0thenbothN3andN4willproducehighoutput andthepreviousvalueofQ and Q' retained as it is.
- 2. When J=0, K=1, N3 will get an output as 1 and output of N4 depends on the value of Q. The final output is Q=0, Q'=1 i.e., reset state
- 3. When J=1, K=0the output of N4 is1 and N3 depends on the value of Q'. The final output is Q=1 and Q'=0 i.e., setstate
- 4. When J=1, K=1 it is possible to set (or) reset the flip-flop depending on the current state of output. If Q=1, Q'=0 then N4 passes '0'to N2 which produces Q'=1, Q=0 which is reset state.WhenJ=1,K=1,Qchangestothecomplementofthelaststate.Theflip-flopissaidtobe in the toggle state.

The characteristic equation of the JKflip-flop is:

$$Q_{next} = J\overline{Q} + \overline{K}Q$$

JK	JKflip-flopoperation								
<u>Characteristictable</u> <u>Excita</u>						onta	ble		
J	K	Qnext	Comment	Q	Qnext	J	K	Comment	
0	0	Q	hold state	0	0	0	X	Nochange	
0	1	0	reset	0	1	1	X	Set	
1	0	1	Set	1	0	X	1	Reset	
1	1	Q	toggle	1	1	X	0	Nochange	

Tflip-flop:

IftheTinputishigh,theTflip-flopchangesstate("toggles")whenevertheclockinputisstrobed. If the T input is low, the flip-flop holds the previous value. This behavior is described by the characteristic equation




Figure:symbolforTflip flop

$$Q_{next} = T \oplus Q = T\overline{Q} + \overline{T}Q_{\text{(expanding the } \underline{\text{XOR}} \text{operator)}}$$

When T is held high, the toggle flip-flop divides the clock frequency by two; that is, if clock frequency is 4 MHz, the output frequency obtained from the flip-flop will be 2 MHz This "divide by" feature has application in various types of digital counters. A T flip-flop can also be built using a JK flip-flop (J & K pins are connected together and act as T) or D flip-flop (T input and $P_{revious}$ is connected to the D input through an XOR gate).

Tf	Tflip-flopoperation ^[28]								
<u>Characteristictable</u>			Excitationtable						
T	Q	Q_{next}	Q _{next} Comment		Q_{next}	T	Comment		
0	0	0	holdstate(no clk)	0	0	0	Nochange		
0	1	1	holdstate(no clk)	1	1	0	Nochange		
1	0	1	Toggle	0	1	1	Complement		
1	1	0	Toggle	1	0	1	Complement		

Flipflopoperatingcharacteristics:

Theoperationcharacteristicsspecifytheperformance, operating requirements, and operating limitations of the circuits. The operation characteristics mentions here apply to all flip-flops regardless of the particular form of the circuit.

Propagation Delay Time: is the interval of time required after an input signal has been applied for the resulting output change to occur.

Set-up Time:istheminimumintervalrequiredforthelogiclevelstobemaintainedconstantlyon theinputs(JandK,orSandR,orD)priortothetriggeringedgeoftheclockpulseinorderforthe levels to be reliably clocked into the flip-flop.

Hold Time: istheminimumintervalrequiredforthelogiclevelstoremainontheinputsafterthe triggering edge of the clock pulse inorder for the levels to bereliably clocked into the flip-flop.

MaximumClockFrequency:isthehighestratethataflip-flopcanbereliablytriggered.Power

Dissipation:isthetotalpowerconsumptionofthedevice. Itisequaltoproductofsupply voltage (Vcc) and the current (Icc).

$$P=V_{cc}.I_{cc}$$


The power dissipation of a flip flop is usually in mW.

PulseWidths: are the minimum pulse widths specified by the manufacturer for the Clock, SET

and CLEAR inputs.

Clocktransitiontimes:forreliabletriggering,theclockwaveformtransitiontimesshouldbekept very short. If the clock signal takes too long to make the transitions from one level to other, the flip flop may either triggering erratically or not trigger at all. Race around Condition

The inherent difficulty of an S-R flip-flop (i.e., S = R = 1) is eliminated by using the feedbackconnectionsfromtheoutputstotheinputsofgate1andgate2asshowninFigure.Truth tables in figure were formed with the assumption that the inputs do not change during the clock pulse (CLK = 1). But the consideration is not true because of the feedback connections.



- Consider, for example, that the inputs are J = K = 1 and Q = 1, and a pulse as shown in Figure is applied at the clock input.
- After a time interval t equal to the propagation delay through two NAND gates in series, the outputs will change to Q = 0. So now we have J = K = 1 and Q = 0.
- After another time interval of t the output will change back to Q = 1. Hence, we conclude that for the time duration oftP of the clock pulse, the output will oscillate between 0 and 1.Hence,attheendoftheclockpulse,thevalueoftheoutputisnotcertain. This situation is referred to as a race-around condition.
- Generally,thepropagationdelayofTTLgatesisoftheorderofnanoseconds. Soif the clock pulse is of the order of microseconds, then the output will change thousands of times within the clockpulse.
- Thisrace-aroundconditioncanbeavoidediftp<t<T.Duetothesmallpropagationdelay of the ICs itmaybe difficult to satisfythe abovecondition.
- A more practical wayto avoid the problem is to use the master-slave (M-S) configuration as discussed below.

Applicationsofflip-flops:

Frequency Division: When a pulse waveform is applied to the clock input of a J-K flip-flopthatisconnectedtotoggle,theQoutputisasquarewavewithhalfthefrequencyof theclock input. If more flip-flops are connected together as shown in the figure below, further division of the clock frequency can be achieved

. **Parallel data storage:** a group of flip-flops is called register. To store data of N bits, N flip-flops are required. Since the data is available in parallel form. When a clock pulse is applied to all flip-flops simultaneously, these bits will transfer will be transferred to the Q outputs of the flipflops.

Serial data storage: to store data of N bits available in serial form, N number of D-flip-flopsisconnectedin cascade. The clocksignalis connected to all the flip-flops. The serial data is applied to the D input terminal of the first flip-flop.

Transfer of data: datastoredinflip-flopsmaybetransferredoutinaserialfashion,i.e., bit-by-bit from the output of one flip-flops or may be transferred out in parallel form.

Excitation Tables:


Previous State -> Present State	D
0 -> 0	0
0 -> 1	1
1 -> 0	0
1 -> 1	1

Previous State -> Present State	J	K
0 -> 0	0	X
0 -> 1	1	X
1 -> 0	X	1
1 -> 1	Χ	0

Previous State -> Present State	S	R
0 -> 0	0	Χ
0 -> 1	1	0
1 -> 0	0	1
1 -> 1	Χ	0

Previous State -> Present State	Т
0 -> 0	0
0 -> 1	1
1 -> 0	1
1 -> 1	0


Conversionsofflip-flops:



Thekeyhereistousetheexcitationtable, which shows the necessary triggering signal (S,R,J,K,D and T) for a desired flip-flop state transition:

Q_t	Q_{t+1}	S	\mathbf{R}	J	K	D	T
0	0	0	X	0	x	0	0
0	1	1	0	1	x	1	1
1	0	0	1	x	1	0	1
1	1	x	0	х	0	1	0

ConvertaD-FFtoaT-FF:




Weneedtodesignthecircuitto generatethetriggeringsignalD asafunctionofTandQ: .Considertheexcitationtable:

$$D = f(T, Q).$$

Q_t	Q_{t+1}	T	D
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	1


Treating as a function of and current FF state, we have




$$D = T'Q + TQ' = T \oplus Q$$

ConvertaRS-FFtoaD-FF:

WeneedtodesignthecircuittogeneratethetriggeringsignalsSandRasfunctionsof and consider the excitation table:




 $The desired signal and can be obtained as functions of and current FF state from the \ Karnaugh \ maps:$




ConvertaRS-FFtoaJK-FF:

We need to design the circuit togenerate the triggering signals S and Ras functions of, J, K.

Consider the excitation table: The desired signal and as functions of, and current FF state can be obtained from the Karnaugh maps:



K-maps:



TheMaster-SlaveJKFlip-flop:

The Master-Slave Flip-Flop is basically two gated SR flip-flops connected together in a seriesconfiguration with the slave having an inverted clock pulse. The outputs from Q and Q from the "Slave" flip-flop are fed back to the inputs of the "Master" with the outputs of the "Master" flip-flop being connected to the two inputs of the "Slave" flip-flop. This feedback configuration from the slave's output to the master's input gives the characteristic toggle of the JK flip-flop as shown below.

The input signals J and K are connected to the gated "master" SR flip-flop which "locks" theinput condition whiletheclock (Clk)input is "HIGH"at logiclevel "1". Astheclock input of the "slave" flip-flop is the inverse (complement) of the "master" clock input, the "slave" SR flip-flop does not toggle. The outputs from the "master" flip-flop are only "seen" bythe gated "slave" flip-flop when the clock input goes "LOW" to logic level "0". When the clock is "LOW", the outputsfromthe"master"flip-floparelatchedandanyadditionalchangestoitsinputsareignored. The gated "slave" flip-flop now responds to the state of its inputs passed over by the "master" section. Then on the "Low-to-High" transition of the clock pulse the inputs of the "master" flip-floparefedthroughtothegatedinputsofthe "slave"flip-flopandonthe "High-to-Low"transition

the same inputs are reflected on the output of the "slave" making this type of flip-flop edge or pulse-triggered. Then, the circuit accepts input data when the clock signal is "HIGH", and passes the data to the output on the falling-edge of the clock signal. In other words, the Master-Slave JK Flip-flop is a "Synchronous" device as it onlypasses data with the timing of the clock signal.

SequentialCircuitDesign

- Stepsinthedesignprocessforsequential circuits
- StateDiagramsandStateTables
- Examples
- StepsinDesignofaSequentialCircuit
- 1. Specification—Adescriptionofthesequential circuit. Should include a detailing of the inputs, outputs, and the operation. Possibly assumes that you have knowledge of digital system basics.
- 2 Formulation: Generate a state diagram and/or a state table from the statement of the problem.
- 3. StateAssignment: Fromastatetableassignbinarycodestothestates.
- 4. Flip-flop Input Equation Generation: Select the type of flip-flop for the circuit and generate the needed input for the required statetransitions
- 5. OutputEquationGeneration:Deriveoutputlogicequationsforgenerationoftheoutputfrom the inputs and current state.
- 6 Optimization: Optimize the input and output equations. Today, CAD systems are typically used for this in real systems.
- 7. TechnologyMapping: Generate a logic diagram of the circuit using ANDs, ORs, Inverters, and F/Fs.
- 8 Verification:UseaHDLtoverifythedesign.

Shiftregisters:

Indigitalcircuits, a**shift register** is a cascade of flip-flops sharing the same clock, in which the output of each flip-flop is connected to the "data" input of the next flip-flop in the chain, resulting in a circuit that shifts by one position the "bitarray" stored in it, *shifting in* the data present at its input and *shifting out* the last bit in the array, at each transition of the clock input. More generally, a **shift register** may be multidimensional, such that its "data in" and stage outputs are themselves bitarrays: this is implemented simply by running several shift registers of the same bit-length in parallel.

Shift registers can have both parallel and serial inputs and outputs. These are often configured as **serial-in**, **parallel-out** (SIPO)oras**parallel-in**, **serial-out** (PISO). There are also types that have both serial and parallel input and types with serial and parallel output. There are also **bi-directional** shift registers which allow shifting in both directions: $L \rightarrow R$ or $R \rightarrow L$. The serial input and last output of a shift register can also be connected to create a **circular shift register**

Shiftregisters areatype oflogiccircuitscloselyrelatedtocounters. They are basically for the storage and transfer of digital data.

Bufferregister:

The buffer register is the simple set of registers. It is simply stores the binary word. The buffer may be controlled buffer. Most of the buffer registers used D Flip-flops.




Figure:logicdiagramof4-bitbufferregister

The figure shows a 4-bit buffer register. The binary word to be stored is applied to the data terminals. On the application of clockpulse, the output word becomes the same as the word applied at the terminals. i.e., the input word is loaded into the register by the application of clock pulse. When the positive clocked gear rives, the stored word becomes:

$$\begin{array}{c} Q_{4}Q_{3}Q_{2}Q_{1}\!\!=\!\!X_{4}X_{3}X_{2}X_{1} \\ Q\!\!=\!\!X \end{array}$$


Controlledbufferregister:

If CLR goes LOW, all the FFs are RESET and the output becomes, Q=0000.


When *CLR* is HIGH, the registeris readyforaction. LOADis the controlinput. When LOADis HIGH, the data bits X can reach the D inputs of FF's.

Whenloadislow, the Xbits cannot reach the FF's.

Datatransmissioninshiftregisters:



Serial-in, serial-out shift register with 4-stages




Parallel-in, serial-out shift register with 4-stages

A number of ff's connected together such that data maybe shifted into and shifted out of them is calledshiftregister.datamaybeshiftedintooroutoftheregisterinserial formor in parallel form. There are four basic types of shift registers.

- 1. Serialin, serialout, shiftright, shiftregisters
- 2. Serialin, serial out, shiftleft, shiftregisters
- 3. Parallelin, serial outshift registers
- 4. Parallelin,paralleloutshiftregisters


SerialIN, serialOUT, shiftright, shiftleftregister:

Thelogicdiagramof4-bitserialinserialout, rightshiftregisterwith four stages. The register can store four bits of data. Serial data is applied at the input D of the first FF. the Q output of the first FF is connected to the D input of another FF. the data is outputted from the Q terminal of the last FF.



When serial data is transferred into a register, each new bit is clocked into the first FF at the positive going edge of each clock pulse. The bit that was previously stored by the first FF is transferredtothesecondFF.thebitthatwasstoredbytheSecondFFistransferredtothethirdFF.

Serial-in, parallel-out, shiftregister:




Inthistypeofregister, the databits are entered into the registers erially, but the datastored in the

registerisshiftedoutinparallelform.

Once the data bits are stored, each bit appears on its respective output line and all bits are available simultaneously, rather than on a bit-by-bit basis with the serial output. The serial-in, parallel out, shift register can be used as serial-in, serial out, shift register if the output is taken from the Q terminal of the last FF.


Parallel-in, serial-out, shiftregister:



For a parallel-in, serial out, shift register, the data bits are entered simultaneously into their respective stages on parallel lines, rather than on a bit-by-bit basis on one line as with serial data bits are transferred out of the register serially. On a bit-by-bit basis over a single line.

TherearefourdatalinesA,B,C,Dthroughwhichthedataisenteredintotheregisterinparallel form. The signal shift/ load allows the data to be entered in parallel form into the register and the data is shifted out serially from terminalQ4

Parallel-in,parallel-out,shiftregister



In a parallel-in, parallel-out shift register, the data is entered into the register in parallel form, and also the data is taken out of the register in parallel form. Data is applied to the Dinputter minals of the FF's. When a clock pulse is applied, at the positive going edge of the pulse, the Dinputs are shifted into the Qoutputs of the FFs. The register now stores the data. The stored data is available instantaneously for shifting out in parallel form.

Bidirectionalshiftregister:

Abidirectionalshiftregisterisonewhichthedatabitscanbeshifted fromlefttorightor from right to left. A fig shows the logic diagram of a 4-bit serial-in, serial out, bidirectional shift register. Right/left is the mode signal, when right /left is a 1, the logic circuit works as a shift-register.thebidirectionaloperationisachievedbyusingthemodesignalandtwoNANDgatesand one OR gate for each stage.

A HIGH on the right/left control input enables the AND gates G1, G2, G3 and G4 and disablestheANDgatesG5,G6,G7andG8,andthestateofQoutputofeachFFispassedthrough the gate to the D input of the following FF. when a clock pulse occurs, the data bits are then effectivelyshiftedoneplacetotheright.ALOWontheright/leftcontrolinputsenablestheAND gatesG5,G6,G7andG8anddisablestheAndgatesG1,G2,G3andG4andtheQoutputofeach FF is passed to the D input of the preceding FF. when a clock pulse occurs, the data bits are then effectivelyshifted one place to the left. Hence, the circuitworks as a bidirectional shift register




Figure:logicdiagramofa4-bitbidirectionalshiftregister

Universal shift register:

Aregisteriscapableofshiftinginonedirectiononlyisaunidirectionalshiftregister.Onethatcan shiftbothdirectionsisabidirectionalshiftregister.Iftheregisterhasboth shiftsandparallelload capabilities,it is referred to as auniversal shift registers.Universal shift registeris abidirectional register,whoseinput can beeitherin serialformorinparallelformandwhoseoutput also can be in serial form or I parallel form.

Themostgeneralshiftregisterhasthefollowingcapabilities.

- 1. Aclearcontroltocleartheregisterto0
- 2. Aclockinputtosynchronizetheoperations
- 3. Ashift-rightcontroltoenabletheshift-rightoperationandserialinputandoutput lines associated with the shift-right. A shift-left control to enable the shift-left operation and serial input and outputlines associated with theshift-left
- 4. Aparallelloadscontroltoenableaparalleltransferandtheninput linesassociatedwith the paralleltransfer
- 5. Nparalleloutputlines
- 6. Acontrol state that leaves the information in the register unchanged in the presence of the clock.

A universal shift register can be realized using multiplexers. The below fig shows the logic diagram of a 4-bit universal shift register that has all capabilities. It consists of 4 D flip-flops and four multiplexers. The four multiplexers have two common selection inputs s1 and s0. Input 0 in each multiplexer is selected when S1S0=00, input 1 is selected when S1S0=01 and input 2 is selected when S1S0=10 and input 4 is selected when S1S0=11. The selection inputs control the mode of operation of the register according to the functions entries. When S1S0=0, the present value of the register is applied to the D inputs of flip-flops. The condition forms a path from the outputofeachflip-flopintotheinputofthesameflip-flop. Thenextclockedgetransfersintoeach flip-flop the binary value it held previously, and no change of state occurs. When S1S0=01, terminal1ofthemultiplexerinputshaveapathtotheDinputsoftheflip-flop. This causes ashift-right operation, with serial input going into flip-flop A1. Finally when S1S0=10, ashift left operation on the parallel input lines is transferred into the register simultaneously during the next clock cycle




Figure:logicdiagram4-bituniversalshiftregister

Functiontable for the register

	modecontrol						
S0	S0 S1 registeroperation						
0	0	Nochange					
0	1	ShiftRight					
1	0	Shiftleft					
1	1	Parallelload					

Counters:

Counterisadevicewhichstores(andsometimesdisplays)thenumber of timesparticular event or process has occurred, often in relationship to a clock signal. A Digital counter is a set of flip flops whose state change in response to pulses applied at the input to the counter. Counters may be asynchronous counters or synchronous counters. Asynchronous counters are also called ripple counters

Inelectronicscounterscanbeimplementedquiteeasilyusingregister-typecircuitssuchas the flip-flops and a wide variety of classifications exist:

- Asynchronous(ripple)counter—changingstatebitsareusedasclockstosubsequentstate flipflops
- Synchronouscounter–allstatebitschangeundercontrolofasingleclock
- Decadecounter–countsthrough tenstatesperstage
- Up/downcounter-countsbothupanddown,undercommandofacontrolinput
- Ringcounter–formedbyashiftregisterwithfeedbackconnectioninaring
- Johnsoncounter—atwistedringcounter
- Cascaded counter
- Moduluscounter.

Each is useful for different applications. Usually, counter circuits are digital in nature, and count in natural binary Many types of counter circuits are available as digital building blocks, for example a number of chips in the 4000 series implement different counters.

Occasionally there are advantages to using a counting sequence other than the natural binary sequence such as the binary coded decimal counter, a linear feed-back shift register counter, or a gray-codecounter.

Countersareusefulfordigitalclocksandtimers, and in oventimers, VCR clocks, etc.


Asynchronouscounters:


An asynchronous (ripple) counter is a single <u>JK-type flip-flop</u>, with its J (data) input fed from its owninvertedoutput. This circuit can store onebit, and hence can count from zeroto one before it overflows (starts over from 0). This counter will increment once for every clock cycle andtakestwoclockcyclestooverflow,soeverycycleitwillalternatebetweenatransitionfrom0 to 1 and a transition from 1 to 0. Notice that this creates a new clock with a 50% <u>duty cycle</u>at exactly half the frequency of the input clock. If this output is then used as the clock signal for a similarlyarrangedDflip-flop(rememberingtoinverttheoutputtotheinput),onewillgetanother 1 bitcounter that counts half as fast. Putting them together yields a two-bit counter:

Two-bitrippleup-counterusingnegativeedgetriggeredflipflop:


Twobitripplecounterusedtwoflip-flops. There are four possible states from 2—bitup-counting I.e. 00,01,10 and 11.

- The counterisinitially assumed to be at a state 00 where the outputs of the towflip-flops are noted as Q_1Q_0 . Where Q_1 forms the MSB and Q_0 forms the LSB.
- Forthenegative edge of the first clock pulse, output of the first flip-flop FF_1 toggles its state. Thus Q_1 remains at 0 and Q_0 toggles to 1 and the counter state are now read as 01.
- DuringthenextnegativeedgeoftheinputclockpulseFF₁togglesandQ₀=0. TheoutputQ0 being a clock signal for the second flip-flop FF₂ and the present transition acts as a negative edge for FF₂thus toggles its state $Q_1 = 1$. The counter state isnow read as 10.
- ForthenextnegativeedgeoftheinputclocktoFF₁outputQ0togglesto1.Butthistransition from 0 to 1 being a positive edge for FF₂ output Q₁ remains at 1. The counter state is now readas 11.
- $. For the next negative edge of the input clock, Q_0 toggles to 0. This transition from 1 to 0 acts as a negative edge clock for FF_2 and its output Q_1 toggles to 0. Thus the starting state 00 is attained. Figure shown below <math display="block"> \frac{1}{2}





Two-bitrippledown-counterusingnegativeedgetriggeredflipflop:



A 2-bit down-counter counts in the order 0,3,2,1,0,1.....,i.e, 00,11,10,01,00,11,etc. the above fig. shows ripple down counter, using negative edge triggered J-K FFs and its timing diagram.

• Fordowncounting,Q1'ofFF1isconnectedtotheclockofFf2. LetinitiallyalltheFF1 toggles, so, Q1 goes from a 0 to a 1 and Q1' goes from a 1 to a0.

- The negative-going signal at Q1' is applied to the clock input of FF2, toggles Ff2 and, therefore, Q2 goes from a0 to a1.so, after one clock pulseQ2=1 and Q1=1, I.e., the state of the counter is 11.
- Atthenegative-goingedgeofthesecondclockpulse,Q1changesfroma1toa0andQ1' from a 0 to a 1.
- This positive-going signal at Q1' does not affect FF2 and, therefore, Q2 remains at a 1. Hence, the state of the counter after second clock pulse is 10
- Atthenegativegoingedgeofthethirdclockpulse,FF1toggles.SoQ1, goesfroma0toa 1 and Q1'from 1 to 0. This negative goingsignal at Q1' toggles FF2 and, so, Q2changes from 1 to 0, hence, the state of the counter after the third clock pulse is01.
- Atthenegativegoingedgeofthefourthclockpulse,FF1toggles.SoQ1, goesfroma1to a0andQ1'from0to1..ThispositivegoingsignalatQ1'doesnotaffectFF2and,so,Q2 remains at 0, hence,the state of the counter after the fourth clock pulse is 00.

Two-bitrippleup-downcounterusingnegativeedgetriggeredflipflop:




Figure: asynchronous 2-bit rippleup-downcounterusingnegative edgetriggered flipflop


- Asthenameindicatesanup-downcounterisacounterwhichcancountbothinupwardand downward directions. An up-down counter is also called a forward/backward counter or a bidirectional counter. So, a control signal or a mode signal M is required to choose the directionofcount.WhenM=1forupcounting,Q1istransmittedtoclockofFF2andwhen M=0fordowncounting, Q1'istransmittedtoclockofFF2.Thisisachievedbyusingtwo AND gates and one OR gates. The external clock signal isapplied toFF1.
- Clocksignal toFF2= (Q1.Up)+(Q1'.Down)=Q1m+Q1'M'

DesignofAsynchronouscounters:

To design a asynchronous counter, first we write the sequence , then tabulate the values of reset signal R for various states of the counter and obtain the minimal expression for R and R' using K-Map oranyothermethod. Provide a feedback such that R and R'resets all the FF's after the desired count

DesignofaMod-6asynchronouscounterusingTFFs:

Amod-6counterhassixstablestates000,001,010,011,100,and101. When the sixth clock pulse is applied, the counter temporarily goes to 110 state, but immediately resets to 000 because of the feedbackprovided. it is divide by 6-counter, in the sense that it divides the input clock frequency by 6. it requires three FFs, because the smallest value of n satisfying the condition $N \le 2^n$ is n=3; three FFs can have 8 possible states, out of which only six are utilized and the remaining two states 110 and 111, are invalid. If initially the counter is in 000 state, then after the sixth clock pulse, it goes to 001, after the second clock pulse, it goes to 010, and so on.



After sixth clock pulse it goes to 000. For the design, write the truth table with present state outputs Q3, Q2 and Q1 as the variables, and reset R as the output and obtain an expression for R in terms of Q3, Q2, and Q1that decides the feedback into be provided. From the truth table, R=Q3Q2. For active-low Reset, R' is used. The reset pulse is of very short duration, of the order of nanoseconds and it is equal to the propagation delay time of the NAND gate used. The expression for R can also be determined as follows.

Therefore,


ThelogicdiagramandtimingdiagramofMod-6counterisshownintheabovefig. The

truth table is as shown in below.

After	States							
pulses	Q3	Q2	Q1	R				
0	0	0	0	0				
1	0	0	1	0				
2	0	1	0	0				
3	0	1	1	0				
4	1	0	0	0				
5	1	0	1	0				
6	1	1	0	1				
	-		1					
	o^{lack}	0	0	0				
7	0	0	0	0				

Designofamod-10asynchronouscounterusingT-flip-flops:

A mod-10 counter is a decade counter. It also called a BCD counter or a divide-by-10 counter. Itrequires four flip-flops (condition $10 \le 2^n$ is n=4). So, there are 16 possible states, out of which ten are valid and remaining six are invalid. The counter has ten stable state, 0000 through 1001, i.e., it counts from 0 to 9. The initial state is 0000 and after nine clock pulses it goes to 1001. When the tenth clock pulse is applied, the counter goes to state 1010 temporarily, but because of the feedback provided, it resets to initial state 0000. So, there will be a glitch in the waveform of Q2. The state 1010 is a temporary state for which the resets ignal R=1, R=0 for 0000 to 1001, and R=C for 1011 to 1111.




The count table and the K-Map for reset are shown in fig. from the K-Map R=Q4Q2. So, feedbackisprovidedfromsecondandfourthFFs.Foractive—HIGHreset,Q4Q2isappliedtothe clear terminal. For active-LOW reset *Q4Q2* isconnected *CLR* isof all Flip=flops.

Q4Q3		-	Q1 01	11	10
	00				
	01				
	11	Χ	Χ	Χ	Χ
	10		Χ	Х	1,

After	Coun	t		
pulses	Q4	Q3	Q2	Q1
0	0	0	0	0
1	0	0	0	1
2 3	0	0	1	0
3	0	0	1	1
4	0	1	0	0
4 5	0	0	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	0	1	0	1
10	0	0	0	0

Synchronouscounters:

Asynchronous counters are serial counters. They are slow because each FF can change state only if all the preceding FFs have changed their state. if the clock frequency is very high, the asynchronous counter may skip some of the states. This problem is overcome in synchronous counters or parallel counters. Synchronous counters are counters in which all the flip flops are triggered simultaneously by the clock pulses Synchronous counters have a common clock pulse applied simultaneously to all flip-flops. A 2-Bit Synchronous Binary Counter



Designofsynchronouscounters:

For a systematic design of synchronous counters. The following procedure is used.

Step 1:StateDiagram:drawthestatediagramshowingallthepossiblestatesstatediagramwhich also be called nth transition diagrams, is a graphical means of depicting the sequence of states through which the counter progresses.

Step2: number of flip-flops: based on the description of the problem, determine the required numbernoftheflip-flops-thesmallestvalueofnissuchthatthenumberofstates $N \le 2^n$ ---andthe desired counting sequence.

Step3: choice of flip-flops excitation table: select the type of flip-flop to be used and write the excitationtable. An excitation table is atable that lists the present state (ps), then ext state (ns) and excitations.

Step4: minimal expressions for excitations: obtain the minimal expressions for the excitations of the FF using K-maps drawn for the excitation of the flip-flops in terms of the present states and inputs.

Step5:logicdiagram:drawalogicdiagrambased ontheminimal expressions

Designofasynchronous3-bitup-downcounterusingJKflip-flops:

Step1: determine the number of flip-flops required. A 3-bit counter requires three FFs. It has 8 states (000,001,010,011,101,110,111) and all the states are valid. Hence no don't cares. For selectingupanddownmodes,acontrolormodesignalMisrequired.WhenthemodesignalM=1 and counts down when M=0. The clock signal is applied to all the FFs simultaneously.

Step2:drawthestatediagrams:thestatediagramofthe3-bitup-downcounterisdrawnas


Step3: select thetypeof flip flopand drawtheexcitation table: JKflip-flops are selected and the excitation table of a 3-bit up-down counter using JK flip-flops is drawn as shown in fig.

PS			mode	NS			requiredexcitations					
Q3	Q2	Q1	M	Q3	Q2	Q1	J3	K3	J2	K2	J1	K1
0	0	0	0	1	1	1	1	X	1	X	1	X
0	0	0	1	0	0	1	0	X	0	X	1	X
0	0	1	0	0	0	0	0	X	0	X	X	1
0	0	1	1	0	1	0	0	X	1	X	X	1
0	1	0	0	0	0	1	0	X	X	1	1	X
0	1	0	1	0	1	1	0	X	X	0	1	X
0	1	1	0	0	1	0	0	X	X	0	X	1
0	1	1	1	1	0	0	1	X	X	1	X	1
1	0	0	0	0	1	1	X	1	1	X	1	X
1	0	0	1	1	0	1	X	0	0	X	1	X
1	0	1	0	1	0	0	X	0	0	X	X	1
1	0	1	1	1	1	0	X	0	1	X	X	1
1	1	0	0	1	0	1	X	0	X	1	1	X
1	1	0	1	1	1	1	X	0	X	0	1	X
1	1	1	0	1	1	0	X	0	X	0	X	1
1	1	1	1	0	0	0	X	1	X	1	X	1

Step4: obtain the minimal expressions: From the excitation table we can conclude that J1=1 and K1=1, because all the entries for J1and K1 are either X or 1. The K-maps for J3, K3,J2 and K2 based on the excitation table and the minimal expression obtained from them are shown in fig.

			01	l :	11	10
Q3Q2Q	lМ	l				
`	1					
				1		
	X		X	X	X	
	X		X	X	X	
	1		1		II.	

Step 5: draw the logic diagram: a logic diagram using those minimal expressions can be drawn as shown in fig.



UNIT IV MEMORY DEVICES

ROM

The **ROM** (**Read-Only Memory**) is a type of non-volatile memory that aids in storing and retrieving information on a computer. As the name goes, this type of memory allows memory to be read-only. Since it is non-volatile, it does not require a constant power supply to retain the data stored in it. ROM is read-only and cannot have the data altered easily; thus, it is mainly used for firmware purposes.

In the earlier days, the ROM had to be removed and changed physically to change the contents of the memory. But now, there are new types of ROM which allow <u>limited</u> rewriting of instructions. We shall discuss these special types of ROM

What are the different types of ROM?

- PROM
- EPROM
- EEPROM.

PROM

The Programmable Read-Only Memory (or the PROM) is a type of ROM that can be programmed only once after its manufacturing.

After the initial programming, no other information can be altered, and the information written on the PROM is permanent. This memory is also described as FPROM (Field Programmable read-only memory) or an OTP (One-Time Programmable) memory.

This memory is better suited to prototyping and low-volume applications. The process of programming the PROM memory is known as burning. To burn information into a PROM, we need to provide a file containing the required contents to be entered into the PROM. A Gang Programmer/Gang Burner then configures each connection as presented in the file.

When a PROM is initially made, all the bits on the memory read as bit 1. We can also consider this as fused-connections.

If any bit needs to be changed to a 0, it is either etched or burned into the IC, i.e. a large number of current needs to be passed where we do not require a connection and thus blow a fuse. While doing so, if any error occurs in the programming or if there needs to be an update in the information, nothing can be done about it. The entire chip is discarded, and instead a new PROM chip is fabricated, thus having the same data entered into it.

EPROM

Another type of ROM that has often replaced the PROM is the EPROM or the **Erasable Programmable Read-Only Memory.** This system uses a MOSFET as its main programmable component in the circuitry. This MOSFET has a 'floating gate', which means that the gate has not been connected yet.

When the chip needs to be programmed, electrons are injected into this floating gate using high voltage, causing the flowing electrons to 'tunnel' into the gate. Once the application of high voltage has been removed, these electrons can no longer escape, thus charging the gate and hence, programming is complete.

When we say 'erasable', we mean that the information can be rewritten (to some extent). To erase the data written into the EPROM, the electrons which have been trapped need to be excited to escape from the MOSFET's gate. For this role, ultraviolet light is used for reprogramming.

The EPROM chip is placed under UV light for some time, ranging between 5 to 30 minutes, after which this memory can be rewritten. An EPROM comes with a small quartz circular window which allows the UV rays to reach the chip. For this reason, the EPROM is also called the 'windowed ROM'.

A programmed EPROM can hold the data programmed in it for a minimum of 10 - 20 years. The

EPROM can be reprogrammed only for a limited number of erasures, as excessive erasing damages the SiO2 layer and makes the EPROM unreliable.

EEPROM

The Electrically Erasable Programmable Read-Only Memory, also recognized as the EEPROM or the E²PROM, is another type of ROM which is extensively used in computing systems. This type of ROM is not only programmed electronically, but also erasures to the information in the memory are done electronically.

Unlike the PROM and the EPROM chips, the EEPROM memory chips need not be removed for programming, thus eliminating any possible delays of correcting or updating the data contained in the memory.

The only problem which arises is that the entire contents of the memory need to be rewritten, and not selective erasure. Like the EPROM, this memory can also be programmed only a limited number of times, about a few hundred times. Modern EEPROMs can be programmed around a few million times.

The EEPROMs are calibrated as arrays of floating-gate transistors. One type of EEPROM is the Flash Memory, where selective updating can be done for the information.

EEPROM is mainly used in digital potentiometers, digital temperature sensors, and real-time clocks.


EAPROM stands for **Electronically Alterable Programmable Read-Only Memory**. It is a type of <u>PROM</u> whose contents can be changed. It acts as a <u>non-volatile</u> storage device, and its individual <u>bits</u> can be re-programmed during the course of system operation.

Random Access Memory (RAM)

RAM is called "Random Access Memory" because through it any storage location can be accessed directly. RAM belongs to the class of **volatile memory** which means if the power supplied to the system goes OFF, then data stored inside the RAM will get lost, that is why RAM is generally used to store only temporary data. Hence, RAM is also known as **data memory**.

- **Memory Write** operation can be defined as the process of storing new information into memory.
- **Memory Read** operation can be defined as the process of transferring the stored information out of memory.
- A RAM is capable of performing both Read and Write operations that is why it is also called **Read/Write**

The block diagram of a RAM can be drawn as:



In the above figure, the size of RAM is $2^{\kappa} * N$, it means RAM consists of 2K memory locations and each memory location has a size of n-bits.

The communication between memory and other devices can be achieved through data lines. Each data line carries one bit of binary information. Data lines are bidirectional in nature, but at any time they act as either input or output lines. During memory write operation data lines act as input lines. An address line carries the desired memory location address for memory read or writes operation.

Read / <u>Write</u> is a control signal. It is used to select either Read or Write operation. If **Read** / <u>Write</u> =0, then RAM performs write operation. RAM enables or performs either read or write operation only when its **Chip Select (CS) or Memory Enable (MEN)** input is high. If CS=0, then RAM is disabled.

- Static Random-Access Memory (SRAM): SRAM consists of flip-flops to store binary information.
- **Dynamic Random-Access Memory (DRAM):** DRAM consists of CMOS transistors and capacitors. It stored the binary information in the form of electric charges on capacitors.

RAM (Random Access Memory) is the internal memory of the CPU for storing data, program, and program result. It is a read/write memory which stores data until the machine is working. As soon as the machine is switched off, data is erased.



Access time in RAM is independent of the address, that is, each storage location inside the memory is as easy to reach as other locations and takes the same amount of time. Data in the RAM can be accessed randomly but it is very expensive.

RAM is volatile, i.e. data stored in it is lost when we switch off the computer or if there is a power failure. Hence, a backup Uninterruptible Power System (UPS) is often used with computers. RAM is small, both in terms of its physical size and in the amount of data it can hold.

RAM is of two types -

- Static RAM (SRAM)
- Dynamic RAM (DRAM)

Static RAM (SRAM)

The word **static** indicates that the memory retains its contents as long as power is being supplied. However, data is lost when the power gets down due to volatile nature. SRAM chips use a matrix of 6-transistors and no capacitors. Transistors do not require power to prevent leakage, so SRAM need not be refreshed on a regular basis.

There is extra space in the matrix, hence SRAM uses more chips than DRAM for the same amount of storage space, making the manufacturing costs higher. SRAM is thus used as cache memory and has

very fast access.

Characteristic of Static RAM

- Long life
- No need to refresh
- Faster
- Used as cache memory
- Large size
- Expensive
- High power consumption

Dynamic RAM (DRAM)

DRAM, unlike SRAM, must be continually **refreshed** in order to maintain the data. This is done by placing the memory on a refresh circuit that rewrites the data several hundred times per second. DRAM is used for most system memory as it is cheap and small. All DRAMs are made up of memory cells, which are composed of one capacitor and one transistor.

Characteristics of Dynamic RAM

- Short data lifetime
- Needs to be refreshed continuously
- Slower as compared to SRAM
- Used as RAM
- Smaller in size
- Less expensive
- Less power consumption

What is ROM?

ROM stands for **Read-only Memory**. It is a type of memory that does not lose its contents when the power is turned off. For this reason, ROM is also called **non-volatile memory**.


Because ROMs are deployed in such a wide variety of applications, there are different types of ROMs suited to different applications across the industry.

Different Types of ROM

Although all ROM basically serves the same purpose, there are a few different types commonly in use today.

The different types of ROM used in the industry are:

- 1. PROM (Programmable ROM)
- 2. EPROM (Erasable Programmable ROM)
- 3. EEPROM (electrically erasable programmable ROM)
- 4. Flash EPROM
- 5. Mask ROM



Programmable Logic Devices PLDsPLDs are the integrated circuits. They contain an array of AND gates & another array of OR gates. There are three kinds of PLDs based on the type of arrayss, which has programmable feature.

Programmable Read Only Memory


- Programmable Array Logic
- Programmable Logic Array

The process of entering the information into these devices is known as **programming**. Basically, users can program these devices or ICs electrically in order to implement the Boolean functions based on the requirement. Here, the term programming refers to hardware programming but not software programming.

Programmable Read Only Memory PROM

Read Only Memory ROMROM is a memory device, which stores the binary information permanently. That means, we can't change that stored information by any means later. If the ROM has programmable feature, then it is called as **Programmable ROM** PROMPROM. The user has the flexibility to program the binary information electrically once by using PROM programmer.

PROM is a programmable logic device that has fixed AND array & Programmable OR array. The **block diagram** of PROM is shown in the following figure.



Here, the inputs of AND gates are not of programmable type. So, we have to generate 2^n product terms by using 2^n AND gates having n inputs each. We can implement these product terms by using $nx2^n$ decoder. So, this decoder generates 'n' **min terms**.

Here, the inputs of OR gates are programmable. That means, we can program any number of required product terms, since all the outputs of AND gates are applied as inputs to each OR gate. Therefore, the outputs of PROM will be in the form of **sum of min terms**.


Example

Let us implement the following **Boolean functions** using PROM.

$$A(X,Y,Z) = \sum m(5,6,7)A(X,Y,Z) = \sum m(5,6,7)$$

$$B(X,Y,Z) = \sum m(3,5,6,7)B(X,Y,Z) = \sum m(3,5,6,7)$$


The given two functions are in sum of min terms form and each function is having three variables X, Y & Z. So, we require a 3 to 8 decoder and two programmable OR gates for producing these two functions. The corresponding **PROM** is shown in the following figure.



Here, 3 to 8 decoder generates eight min terms. The two programmable OR gates have the access of all these min terms. But, only the required min terms are programmed in order to produce the respective Boolean functions by each OR gate. The symbol 'X' is used for programmable connections.

Programmable Array Logic PAL

PAL is a programmable logic device that has Programmable AND array & fixed OR array. The advantage of PAL is that we can generate only the required product terms of Boolean function instead of generating all the min terms by using programmable AND gates. The **block diagram** of PAL is shown in the following figure.




Here, the inputs of AND gates are programmable. That means each AND gate has both normal and complemented inputs of variables. So, based on the requirement, we can program any of those inputs. So, we can generate only the required **product terms** by using these AND gates.

Here, the inputs of OR gates are not of programmable type. So, the number of inputs to each OR gate will be of fixed type. Hence, apply those required product terms to each OR gate as inputs. Therefore, the outputs of PAL will be in the form of **sum of products form**.

Example

Let us implement the following **Boolean functions** using PAL.

The given two functions are in sum of products form. There are two product terms present in each Boolean function. So, we require four programmable AND gates & two fixed OR gates for producing those two functions. The corresponding **PAL** is shown in the following figure.




The **programmable AND gates** have the access of both normal and complemented inputs of variables. In the above figure, the inputs X, X'X', Y, Y'Y', Z & Z'Z', are available at the inputs of each AND gate. So, program only the required literals in order to generate one product term by each AND gate. The symbol 'X' is used for programmable connections.

Here, the inputs of OR gates are of fixed type. So, the necessary product terms are connected to inputs of each **OR gate**. So that the OR gates produce the respective Boolean functions. The symbol '.' is used for fixed connections.

Programmable Logic Array PLA

PLA is a programmable logic device that has both Programmable AND array & Programmable OR array. Hence, it is the most flexible PLD. The **block diagram** of PLA is shown in the following figure.



Here, the inputs of AND gates are programmable. That means each AND gate has both normal and complemented inputs of variables. So, based on the requirement, we can program any of those inputs. So, we can generate only the required **product terms** by using these AND gates.

Here, the inputs of OR gates are also programmable. So, we can program any number of required product terms, since all the outputs of AND gates are applied as inputs to each OR gate. Therefore, the outputs of PAL will be in the form of **sum of products form**.

Example


Let us implement the following **Boolean functions** using PLA.

$$A=XY+XZ'A=XY+XZ'$$

$$B=XY'+YZ+XZ'B=XY'+YZ+XZ'$$

The given two functions are in sum of products form. The number of product terms present in the given Boolean functions A & B are two and three respectively. One product term, Z'XZ'X is common in each function.

So, we require four programmable AND gates & two programmable OR gates for producing those two functions. The corresponding **PLA** is shown in the following figure.



The **programmable AND gates** have the access of both normal and complemented inputs of variables. In the above figure, the inputs X, X'X', Y, Y'Y', Z & Z'Z', are available at the inputs of each AND gate. So, program only the required literals in order to generate one product term by each AND gate.

All these product terms are available at the inputs of each **programmable OR gate**. But, only program the required product terms in order to produce the respective Boolean functions by each OR gate. The symbol 'X' is used for programmable connections.

WEB RESOURCES UNIT IV PLD'S

 $https://www.tutorialspoint.com/digital_circuits/digital_circuits_programmable_logic_devices.htm \#$

unit 1,2,3

file: ///C: /Users/ksaji/Downloads/Digital-Logic-Design-3% 20 (2).pdf