Reduced Instruction Set computer (RISC): An Emportant aspect of computer architecture a the design of the Prestm--ction set for the processor. Early computer had small and Simple instruction sets, forced mainly by the need to

Minimize the hardworse used to Emplement them. A computer with a large number of Enstructions is classi--fied as a complex instanction set computer (cisc)

A computer with fiver instructions with simple constructs so they can be executed much faster within the cpu with--out having to use memory as often called one Reduced Instruction Set computer (RISC)

CISC characteristics :-

- DA large no. of Enstructions typically from 100 to 250
- a) Some Instructions that perform specialized tasks and are used infrequently.
- 3) A large voriety of addressing modes typically fewom 5 to 20 different modes.
- 4) Variable length Instruction formats
- 5) Instructions that manipulate operands in memory.

Risc characterístics:

- 1) Kelatively Few Instructions
- a) Relatively few addressing Modes.
- 3) Memory access limited to load of stoke Instructions.
- 4) All operations done within the regreters of the cpu.
- 5) Fixed-length, easily devoted bretzuetion format.
- strigle-cycle Instruction execution
- 7) Hardwired rathes than microprogrammed control.

Pipeline and vector processing:

Parallel Processing: - Parallel processing indicates that the system is able to perform several data-processing tasks at a time. It & able to perform concurrent data prouseing to achieve faster execution time. The System may have two more Alu's and be able to execute two more processors instructions at a time.

The purpose of parallel processing & to speed up the compater processing capability of increase ets throughput, i,e the amount of purcussing that can be done during a

given Intural of time.

Parallel processing at a higher level of complexity can

be achieved by having a multiplicity of functional Units that perform edentical different operations.




fig1: Processor with multiple functional Units.

there we can see that the date stored on the processor registere is being sent to separate denices based on the operation needed on the data. If the date is requesting an originality operation, the data will be sent to arithmetic operation, the data will be sent to arithmetic unit, similarly logic of shift limits, parallely executing archimetic operations.

Instruction stream: The sequence of Enstructions read from the memory is called as an Instruction stream.

Data Stream: The operations performed on data in the processor is called a Data Stream.

The computers one classified Ento 4 types based on Instruction Stream of Data Stream. They are called as flynn's classificertion of computers.

- Dengle Instruction Stream & Single Data stream (SISD):

 Represente the organization of a single computer Containing a control unit, a processor Unit of a memory clust. Instructions are executed sequentially of the system may may -ctions are executed sequentially of the system may may be achieved by means of multiple functional processing may be achieved by means of multiple functional processing may be achieved by means of multiple functional processing may be achieved by means of multiple functional processing.
- Single Instruction Stream of Multiple Data Stream:

 (SIMD): Represents an organization that Encludes many processing units under the supervision of a common control unit. All processor receive the same instruction from the unit. All processor receive the same instruction from the control unit but operate on different eterms of data. The shared control unit but operate on different eterms of data. The shared control unit must contain multiple modules so that it can memory unit must contain multiple modules so that it can memory unit must contain multiple modules so that it can memory unit must contain multiple modules so that it can
- 3) Multiple Instruction Streams & Single Data Stream: (MBD): Structure is only of theoretical interest Since no practical System has be constructed using this organization because

multiple Pretruction means more no of Instructions means performing multiple instructions on same data at a time which is impossible.

4) Multiple Instruction Stream and Multiple Dale Stream: (MIMD): This refus to system capable of processing Several programs at the same time.

Pépelining: - Pépelining es a technique of decomposing a sequential process ento sub operations, with each sub process being executed en a special dedicated segment that opera-

tes concurrently with all other segments. The pipe lineng organization can be explained by the below

(A*B) +C

RILLA, RILB

By + Ri * Ra, Ru + C

Input A and B


Multiply 4 Enput c

R5 < R3 +R4

Add c to product.

In this prouss, 5 pipeline registers are used implemented in a legment. Each Segment has one | two registers and a combinational circuit. Ri through Re are Registers that recine new data with every clock pulse.

> The contents of the Register in the below pipeline concept are shown as follows:



tig 2: Example of pépeline processing.

clock	Segr	rent 1	Sigme	nt a	Segment 3
Pulse Number	R,	Ra	Rz	Ry	•
1	A_1	B ₁	-	- 7	7
2	Aa	Ba	AIT BI	CI	_
3	A_3	B3	Aax-Ba	Cz	AI * BI + CI
4	Ay	Вч	A3x-B3	C3	Aax Ba+Cz
5	AC	BS	Au * By	Cy	A3 * B3+C3
6	Ab	ВЬ	As & Bs .	CT	Ay * By + Cy
7	Az	B7	A6 7 B6	CG	As * Bs+cs
8	-	-	A7 * B7	CŦ	AC × BG + CG
9	1				A7 * B7 + C7

contents of Registers in pipeline

Segment Representation:




Fig 3: Four Syment pipeline

The below table is the Space diagram for the execution of 6 tasks in the 4 segment pipeline. The speedup of a pipeline processing over an equivalent non-pipeline processing le defined by


processing.	, -							-		1
	1	ર	3	Ч	5	6	7	8	9	Jock cycles
Segment:1	4'	92	13	14	Ĵς	Tb				
2		1,	Ta	T3	Ty	15	To			the Ratio
3			T ₁	12	13	ીપ	JZ	Tc		S= mtn
4				Tı	12	93	ીંપ	75	T ₆	(K+n-1)tp
, ,		-		· .						

fig 4! Space-time diagram for pipeline

Arithmetic pipeline: - The ipps to the floating point order pipeline are two normalized floating point binary numbers.

y = Bx 2b

Af B are two fractions that represent the mantissas of alb are the exponente. The floating point addition of Substraction ie performed en 4 segments and the sup-operations that



Instruction pipeline: pipelining concept is not only limited to the data stream, but can also be applied on the Prestruction Stream. The Enstruction pipeline execution will be the queen execution. In the queue the data that is entered fixet, will be the data retrieved first. Therefore when an Endruction ie first placed, the Enstruction will be placed in the queue of will be executed in the system. Finally, the results will be passing on to the next Enstruction on the queue. The Instruction cycle ic ginen below.

-) Fetch the Enstruction from the memory.
- 2) Decode the Enstruction.
- 3) Calculate the effective address
- 4) Fetch the operance from memory
- 5) Execute the Instruction.
- 6) store the result in the people, place.

four Segment Instruction pipeline: While an Instruction is being executed in segment 4, the next Enstruction in sequence es busy fetching an operand from memory in segment 3. The effective adobress is calculated Separelely in sog a separate arithmetic circuit. The fourth & all subsequent enstructions can be fetched & placed in an Enstruction FIFO. The four segments are supresented in the below figure.




fig 5: four-segment cou pipeline.

- 1) FI & the segment that betches an Instruction.
- a) DA is the segment that decodes the Prestruction of calculates EIA
- 3) To & the Segment that discodes fetches the operand.
- 4) Ex is the Segment that executes the instruction.

Thring of Instruction pipeline:

Ste	P :	1	2	3	ч	5	G	7	8	9	10	11	12	13
Instrution	n:]	Fī	DA	Ŧo	Ex									
	2		FI	DA	Fo	Ex								
(Branch)	3			Fī	DA	Fo	E×							
	4				£Ţ.	_	-	11	DΑ	Fo	Ex			
,	5					_	-	-	Fl	DA	FO	Ex		
	6									Fı	DA	fo	ĒΧ	
	7										fı	DA	fo	Ex

In general, there are three majors défficulties that course the Enstruction pépelène to deviate from its normal operation.

- Desource conflicts: These are coursed by access to memory by two segments at the same time. Most of these conflicts by two segments at the same time. Most of these conflicts can be resolved by using separate Enstruction of data memories.
- 2) Date Dependency: Asise when an instruction depends on the secult of a previous instruction, but this result is not yet available.
- 3) Branch difficulties: Axise when an inetauction depende on the sesutt of a previous instruction, from branch and other Instructions that change the value of pc.

Data Dependency conflict can be solved by the following methods:

though clock eyelve to resolve the conflicts.

Operand forwarding: This technique use special how to detect a conflict of avoid the conflict path by using a special path to forward the values both the pipeline segments.

Delayed Load: When executing an Enstruction on the pipeline, simply delay the execution starting of the instruction such that all the date that is needed for the instruction can be successfully updated before execution.

Branch conflicte are solved by the following concepts:

Pre-fetch Taeget Instruction: - Branch Instructions which are lo be executed are prefetched to detect if any error are present in the branch before Execution.

Branch Target Buffer: BTB & the associatine memory Emplementation of the branch conditions

Loop Buffer: - It is very high speed memory buffer denice. Whenever a loop es to be executed in the computer, the complete bop will be transferred into the loop buffer memory of will be transferred in the cache memory.

Branch Prediction: - Before a branch is to be executed, the Enstructions along with the ever checking conditions are checked to avoid unnecessary branch loops.

Delayed Branch: In this, Execution of a branch process ie delayed, before all the date is fetched by the system from the beginning of the cpu.

Risc Pipeline: The simplicity of the instruction set can be utilized to implement an instruction pipeline using a Brall no. Of eub operations, with each being executed in one

-> Due to fixed length Enstruction format, the decocling of the operation can occur at the same time as the register

-> Sence the arithmetic, logic of shift operations are done on register basis, there is no need of extra fetching on E.A

-> Therefore, the total operations can be categorized as one segment will be fetching the Enstruction from pym memory. the other segment execute the instruction in the ALV & the third may be used to store the result of the ALU operation in a destination register.

-> The data transfer instructions in hise are limited to only Load & Store Enstructions. To prenent conflicts in data transpa, two separate buses one for storing instruction of other for

Example of three Regment Instruction pipeline - An operation with asithmetic, togic of shift operations a performed the Enstruction eyele has the following steps:

I - Instruction Fetch

A - ALU operation

E - Execute Instruction

-> The I Segment will be fetching the Pretruction from Pym memory. The Instruction is decoded as an ALU operation is performed in the A segment.

-> In the A Segment the ALU operation, instruction will be

fetched of the RIA will be retrieved.

-> Finally in the E Segment, the instruction will be Execu-

-ted.

1. LOAD: RI + M[address] Delayed Load:

LOAD: Ra < Maddress 2]

ADD: R3 - RI+R2

STORE: M[address 3] < R3

(a) Pipeline timing with data conflict:

clock Cycle	1	2	3	ef	5	6
1. Load RI	Ţ	A	E			
2. Load P2		Γ	A	E		
3. Add RitRa			ı	A	E	
4. Store Rz	7			Ĩ	A	E

(b)	pipeline	timing	with	delayed	load	٠,
		- 1/-	and the same of th			

Clock cycles:	١	a	3	ч	5	6	7
1. Load Ri	Î	Α	E				
2. Load Ro		T	Α	E			
3. No operation			T	Α	E		
4. Add RitRa				Ĵ	Α	E	
5, store R3					I	Α	E

The concept of delaying the use of the data loaded from the memory is refused to as delayed load.

Vector Processing: - Special processing Systems like artificial Intelligence systems of some weather forecasting systems, Intelligence systems of home weather forecasting systems, the normal systems are not sufficient. The such systems, the data processing produces on new high. In such systems, the data processing produces on new high amount of data usually classified as big arrays. To process amount of data usually classified as big arrays. To process amount of data usually classified as big arrays. To process amount of data usually classified as the large one-dithese data the vectors are considered as the large one-dimensional array of data.

Mult Machine Level program :-

20 Initialize I = 0Read A(I)Read B(I)Store C(I) = A(I) + B(I)Increment I = I + IIf $I \le 100$ go to 20

Continue

The Rame pgm willen in the vector processing statement as: C(1:100) = A(1:100) + B(1:100)

The vector Instruction includes the initial address of the operation to be operands, the length of the vectors, of the operation to be performed, all in one composite instruction.

				1.
operation code	Base Address Source 1	Base Address Source 2	Box Address destination	rector

Hy 6: Instruction Format for Vector processor.

Matrix Multiplication: - In this, Row of Matrix A' is multiplied with Column of the Matrix B' elements, indivi-dually but adding the result finally.




fig 7: Pipeline for calculating an Inner product.

-> A 4×4 matrix A and B are considered. From the Source

A vector first 4 values are taken f will be sent to mulfiplies pipeline along with the 4 values from the vector B.


The resultant 7' value is stored in the addre pipeline.

will be beought ento the adder pipeline, which will be perform -ing the addition of all things finally we will have the result

Of one Row to column multiplication:

-> when addition operation is taking place in the adder. pipeline the next set of values will be brought ento the multiplier pipeline, so that all the operations can be performed simultaneously using the parallel processing concepts by the Emplementation of pipeline.

Memory Interleaving: - Multiple Memory Module Organization



Data Bus

Pipelining 4 vector processing naturally requires the several data elemente for processing. The modular system permits one module to initiate a memory access while other module are in the process of reading or writing a word & each module can

honox a memory request independent of the state of the Other modules. The advantage of a modules memory is that it allows the use of a technique called interleaving. In an interleaved memory, different sets of addresses are assigned to different memory modules.

Array Processors: It le a processor that performe computations on large arrays of data. An attached array processor le an auxiliary processor attached to a general-processor le an auxiliary processor attached to a general-purpose computer. An SIMD array processor is a processor that has a sergle-enstruction multiple-date organizations. It manipulates vector instructions by means of multiple. It manipulates vector instructions by means of multiple. It manipulates responding to a common instruction.

Attached Array Processor:




fig 8: Attached Array Processor with host computer

The above fig shows the Enterconnection of an attached array processor to a hast computer. The host computer is a general-purpose commercial computer of the attached is a percent is a backend machine definen by the host computer. The array processor is connected to an Elp-olp controlly. The array processor is connected to an Elp-olp controlly, which continues treate the an enterface. The data for which continues treate the an enterface. The data for which attached percessor are transferred from main memory the attached percessor are transferred from main memory the attached percessor are transferred from main memory.

SIMD Array Processor: -




fig 9: The working of SIMD array processor.

> In this, a master control Unit will be coordinating all the processes in the array processor. Each processing unit in the array processor is having a local memory unit in the array processor is having a local memory unit as in the memory interleaving concept on which

It performs the operations. Finally a main memory in which the oxiginal source data of the results a that are obtained from the array processor will be stored.

Multiprocessors: characteristics of Multiprocessors:

A multiprocessor system is an interconnection of two more course with memory of Input-output equipment. A multiprocessor system implies the existence of multiple course although usually there will be one more Topis as well. A multiprocussor system is condrolled by one operating system that ourself system is condrolled by one operating system that processors of all the components of purvides interaction bit processors of all the components of the system.

- 1) occupies very less space and there are of low cost:
 Though a stryle system supports the exterior of more than
 Though a stryle system supports the exterior of more than
 one perocessor, this widely used to due to its low cost of
 one perocessor, this is possible due to VISI
 one perocessor. This is possible due to VISI
 chip which facilitates the trategration of several millione
 chip which facilitates the trategration of several cost.
 of transistors into a stryle minute chip at a very
 of transistors into a stryle minute chip at a very
- Quat Extent:

 Multiprocusors Comproves the suiability of the system so

 Multiprocusors Comproves the suiability of the system so

that a failure | error in one part has a limited effect on the rest of the computer. If a fault causes one processor to fail, a second processor can be assigned to perform the functions of the disabled processor. The zyetem as a whole can continue to function correctly with perhaps some loss in efficiency.

- 3) Enhance the onecall performance of the system of hence The given multiprocessor system can be effectively utilized In two ways: either by dividing a single large task into multiple took blocks of assigning each of them to a segurate Processor (ds) Assigning these perocessors with multiple indepen-
- ci) By analyzing first consideration, following can be done. -> When a single læge task block le dévided ento multiple torsk blocks of are assigned to Pudinidual perocessor En an Endependent manner, systems performance can be enhanced to a large extent. This is because the time required to some this task using a single perousson is extremely high when compared to multiprocessor system.
- (ii) By analyzing second consideration, "multiple, independent taske can be assigned to each of these processors", following

-> Processor can guard défférent functionalitées of a Single Organization.

-> The processor maintains a given set of ALUS that can govern the operations of the processors which frequently as Enteracte with the Enterface.

4) Multiphousson are classified by the way, their memory

A multiprocessor system with common shared memory is classified as a shared memory (05) tightly coupled multi--perocessor. This does not prelude each processor from harring

An Alternative model of mecroprocessor es the distributed. memory (05) Coosely coupled system. Each processor element in a loosely coupled exclem has the own perivate local memory. The processors are tied logether by a switching scheme design red to soute Enfromation from one processor to another though a message - passing scheme. The processor relay popul & data to other processors on packets. A packet consists of an address, the date content of some veros detection code. The packets are addressed to a specified processor (01) taken by the first available perocessor, depending on the communication channel

Loosely coupled systems are most efficient when the ased. enteraction bit facks ie dess, where as tightly coupled systems can tolerate a higher degree of interaction bit the tasks.


Inc

Interconnection Structures: The Interconnection between the components can have different physical configurations, depending on the no. of transfer paths that are available bit the perocessors and memory. There are several physical forms the perocessors and memory. There are several physical forms available for establishing an Interconnection networks.

Some of the the schemes are presented as follows:

- D Time-shared Common bus
- 2) Multipost memory
- 3) Grossbar Switch
- 4) Mullistage Switching network
- 3) Hypercube System
- 1) Pême-shared common bus : > A common bus multiprocusor system consists of a no. of processors connected through a common path to a memory Unit. A time-shared common bue for fine perocessors is shown below. only one processor can communicate with the memory another processor at any genen time. There is a single memory unit which is also Connected to the common bus. Whenever any of these perocessors entends to communicate ether with the memory or with other processors, It has to entially check the avallability of the given bue. If the bus is bury, the processor either warts till the bus is available. If it available, the processor Pocus a command of release It on the bus. The command is cheeked by all the

Ing device whose address matches with the end address. While one device is using the bus, all the other devices while one device is using the bus, all the other devices bould ellipse swifteh on to other perocess? Temain idle. Should ellipse swifteh on to other perocess? Temain idle. Also only one perocessor, he authorized to use the bus at the only one perocessor, he authorized to use the bus at any given instant of time. If conflict assess, he parate any given instant of time. If conflict assess, he parate any given instant of time.



2) Multiport Memory: - A multiport memory system emplys Repainte buses blt each memory module of each epu. The bue which oxeginate from epu is a combination of address data of control times Resp, which connects to the respective memory units though their posts. Each meniory whit maintaine three posts, with each post taking bingle process. bus. The memory unit must have an enternal control logic to as to determine which processes can access the memory. Sone, all the course are connected to all the memory mo--dules, then exist conflicte, to avoid conflicte- each qu ie assigned with some periority based on the port positions. MM4 MM3 MM 2 MMI cpo1 Cpos 404 fig 12: Multipost Memory Organization

3) Gross bas Switch : The cross bas switch organization consiste of a no. of corsesponte that are placed at Entresutione bet processes buse of memory module paths. The small equare en each exosspoint is a switch that determines the path from a processor to a memory module. Each Switch point has control logic to set up the transfer path bot a processor & memory. It examine the address that is placed in the bus to determine whether it a particular -lag module to being addressed. The functional design of crossbore switch connected to one menory module consider of multiplemese that Select the data, address of control lines from one cpu for communication with the memory module. Periority levels are established by the arbitration logic to select one cpu when two more cpu's attempt to access the same minory. A crocebar Swetch organization supporte simulta-- neone transfere from all memory modules because there is a separate path associated with each module. MM4 MM2 MM3 CPUI CPU2 LPU3 tig is: Crossbar Switch





fig 14: Block diagram of crossbar Switch.

4) Multistage Switching Networks: The basic component et a multistage N/W Es a 2-1/p, 2-0/p Enterchange broitch. The axa switch has a Plp's, labeled A&B, & Up 20/p's labeled "O' of I'. There are control signale associated with the switch that establish the con interconnection bit the PIP & ofp terminale. The Switch also has the Capability to aubitrate blt conflicting requets. verng the ara switch as a building block, it is possible to build a mutistage network to control the commication bit a noi of source 4 destinations. The two processors P, & P2 are connected through switches to eight memony module mæked en binary from 000 through 111.




communication in a tightly coupled multiperocessor System of to control the communication by the perocessing elemente in a loosely coupled system. one such topology be the omega switching n/w. In this, there is exactly one path from omega switching n/w. In this, there is exactly one path from each source to any posticular declination.

A particular request is instincted in the switching

Now by the source, which sends a 3-bit pattern represen
ting the distination number. Level 1' inspects the MSB'.

Level 2' inspects the middle bit, I here 3' inspects the



5) Hypercube Interconnection: - The hypercube or binary n-- cube multiprocersor structure à a loosely coupled system Composed of N=2" perocessors enterionnected in an mdimensional binary cube. Each perocessor forme a node of the cube. Each perocessor has direct communication paths to m' other neighbour paucessore. These paths correspond to the edges of the cube. There are 2nd distinct n-bil binary addresse that can be assigned to the perocessors. Each processor address differs from that of each of its m' nelghbors by exactly one bot position. The hypercube Structure for n=1,2,43 has 79 n=1 f $\partial^n=2$. It contains two perocessors, Enterconnected by a songle path. A two cube staueline has n=2 +2=4 Et contains 4 nodes Enderconnected ar a Equare. A 3 cube et sueture has eight nodes interenneited as a cube. An m-cube structure has on nodes with a processor rusiding en each mode. Each node le assigned a binary address en buch a way that the addresses of two neighbors diffu in exactly one bit position. 1 00 10 Two-cube one-cube




fig 18: Hypercube Structures for n= 1,2,3...

Computer système contain a no. of buser at variour lenk Inter puocessor Arbitration : to facilitate the transfer of information but components. The cpu contains a not of Enternal buses for the Granet beging Papo. Et components, transfering ento. bt persensor registers of ALV. A memory bus consists. of lines for transferring date, address & read write information. A bus that connects major components in a nonweith multipenocessor system, such as Cpvis, Dop's & memory is -> Data transfer over the system bus may be synchronous or asyncheonous. In a synchronous bus, each data Plem is transferred during a time slice is known in advance to both source 4 destination Units.

→ Synchronization le achieved by derring both viste from a common clock source.

→ The control lines provide signale for controlling the information transfer between unite !

Information transfer between unite !

→ Truing signale Endicate the validity of data of address enformation. Command signale specify operations to be enformation. Command signale specify operations to be performed.

→ The Six bue arbitration Signale are used for interpresented or arbitration.

Social Arbitration Procedure:

A hardware bus priority resolving technique can be established by means of serial parallel connection of the system bus. of the Unite requesting control of the system bus.

The social puriority resolving technique is obtained to the social puriority resolving technique is obtained from a dairy-chain connection of bus asbitration from a dairy-chain connection of bus asbitration circuits similar to the puriority introsupt logic.

