

Evaluation of the iCE40 FPGA for Use in the SlowDAQ*

Gen2 Hardware Meeting - June 21st, 2018

Bunheng Ty

ty@wisc.edu




*official name still to be determined

Outline

- The need for an FPGA
- Lattice's iCE40
- Basic firmware
- Power Measurements


Disclaimer: I am not, by any mean, an FPGA expert

Main Role of the FPGA



- LTC2142-12

- 12 bits, 65Msps
- 2 channels
- 46 mW per channel
- 125Msps variants available



- Need something to manage and buffer PMT waveforms
- We concluded that it has to be an FPGA
- Cheap and low power?

Max10 vs iCE40

10M02DCV36I7

- Newest in the Max series, now marketed as an FPGA
- 3 mm × 3 mm
- 2K Logic Elements
- 108Kbit RAM
- 27 IOs
- 2 PLL
- \$4
- 35mW static power

ICE40LP1K-QN84

- “World’s smallest FPGAs”
- 7 x 7 mm
- 1.28K Logic Elements
- 64Kbit RAM
- 67 IOs
- 1 PLL
- \$3
- 0.1mW static power


[Lattice iCE40 LP/HX/LM](#)

The iCE40 seems to be much more suitable for our design

More on the iCE40 FPGA

- Originally created by SiliconBlue Technologies, a start-up founded in 2005 by former employees of Actel, AMD, Lattice, Monolithic Memories, and Xilinx. Most notable was John Birkner, one of the inventors of programmable array logic. (Wikipedia)
- SiliconBlue was acquired by Lattice Semiconductor in 2011.
- The iCE40 family (40nm process) was launched in 2011. The latest release was the iCE40 UltraPlus series in 2016.
- Found in iPhone 7 (iCE5LP4K), Samsung Galaxy S5 (iCE40LP1K)

iCE40 FPGA - Reprogrammability



Three options:

1. Internal NVCM (one-time programmable)
2. External SPI Flash (Master SPI mode)
3. System microprocessor (Slave SPI mode)


Very convenient. Programming and normal data transfer can be done via the same SPI connection to a microprocessor.

iCE40 FPGA Variants

- Currently in the design: [ICE40LP1K-QN84](#)
 - This can easily handle 2 ADC channels (maybe even 4)
- Can also move up to the [ICE40HX4K-TQ144](#)
 - More logics, more IOs : more ADC channels
 - A higher performance variant
- But right now, testing ICE40UP5K-SG48.
 - Because that's what is on the evaluation kit we ordered


iCE40 ULTRAPLUS BREAKOUT BOARD

[ICE40UP5K-B-EVN](#)



- The actual device on board is ICE40UP5K-SG48.
- The UltraPlus family is the newest addition to the iCE40 series (2016). The main differences seem to be the presence of hard IPs (I2C, SPI, Oscillator, PWM, SPRAM...) and even lower power consumption.
- Program via a USB cable. There is a and FTDI's USB-to-SPI chip on board.

iCE40 ULTRAPLUS BREAKOUT BOARD



Firmware

- A simple firmware has been written in Verilog for the dev board. Currently it does:
 - 1 Channel, 12 bits, data buffering at 60 MHz
 - 60 MHz clock routed to an output pin to drive an ADC
 - 12 Kbits Data FIFO
 - 2 Mbaud UART (tx only)
 - It pushes data into its FIFO whenever the external trigger input goes up (pre and post trig data available and adjustable). Then whenever the FIFO is not empty, it reads it out and send it via a 2 Mbaud UART.

Firmware

Compilation Report:
397 Logic Cells Used

So no need to worry
about having enough
logic cells. The more
immediate constraint
is the number of IOs.

Lattice iCEcube2 : cdaq_top - [cdaq_top_sbt.rpt]

File Edit View Tool Window Help

Project Name: cdaq

Output cdaq_top_sbt.rpt

Project

- New Project
- Open Project
- Close Project

Synthesis Tool

- Add Synthesis Files
 - Design Files
 - Constraint Files
- Run Synplify Pro Synt...

Reports

P&R Flow

- Select Implementatio...
 - cdaq.edf
 - cdaq.scf
- Add P&R Files
- Run P&R
- Import P&R Input Files
- Run Placer
- Run Router
- Generate Bitmap

Output Files

- Reports
- Bitmap
- Simulation Netlist

Device/Operating Condit...

- Device Info
 - DeviceFamily i...
 - Device 5K
 - Device Package ...
 - Power Grade
- Operating Condition
 - Core Voltage(V) ...
 - Temperature(C) 85

Logic Resource Utilization:

Total Logic Cells: 397/5280				
Combinational Logic Cells:	174	out of	5280	3.29545%
Sequential Logic Cells:	223	out of	5280	4.22348%
Logic Tiles:	110	out of	660	16.6667%
Registers:				
Logic Registers:	223	out of	5280	4.22348%
IO Registers:	0	out of	480	0
Block RAMs:	4	out of	30	13.3333%
Warm Boots:	0	out of	1	0%
SPIs:	0	out of	2	0%
I2Cs:	0	out of	2	0%
HFOSCs:	0	out of	1	0%
LFOSCs:	0	out of	1	0%
RGBA_DRVs:	0	out of	1	0%
LEDDA_IPs:	0	out of	1	0%
DSPs:	0	out of	8	0%
SPRAMs:	0	out of	4	0%
FILTER_50NSs:	0	out of	2	0%
Pins:				
Input Pins:	14	out of	39	35.8974%
Output Pins:	4	out of	39	10.2564%
InOut Pins:	0	out of	39	0%
Global Buffers:	2	out of	8	25%
PLLs:	1	out of	1	100%

IO Bank Utilization:

Bank 3: 0	out of	0	0%	
Bank 1: 0	out of	0	0%	
Bank 0: 13	out of	17	76.4706%	
Bank 2: 5	out of	22	22.7273%	


Detailed I/O Info:

bitmap succeed.

Firmware

A waveform

Data readout demonstration:

[illegible]

Power measurements

Board running the firmware described in previous slides. But no trigger, and ADC inputs floating

Test Point	FPGA Part	Current	Power
TP11-12	Core	2.2 mA	2.64 mW
TP13-14	PLL	0.1 mA	0.12 mW
TP5-6	IO Bank 0	2.4 mA	7.92 mW
TP9-10	IO Bank 1	0.2 mA	0.66 mW
TP7-8	IO Bank 2	0.0 mA	0 mW

TOTAL: 11 mW

This is larger than expected. We were hoping for <5mW per channel. But much of the power goes to IO bank 0, which has a 60 MHz clock output pin. Removing that pin, the total power drops to **3.63 mW**.

Factory firmware
(Controls an RGB led on the board)

Test Point	FPGA Part	Current	Power
TP11-12	Core	0.3 mA	0.36 mW
TP13-14	PLL	0.0 mA	0 mW
TP5-6	IO Bank 0	0.6 mA	1.98 mW
TP9-10	IO Bank 1	0.2 mA	0.66 mW
TP7-8	IO Bank 2	0.0 mA	0 mW

TOTAL: 3 mW

Power measurements

Board running the firmware described in previous slides. But no trigger, and ADC inputs floating

Test Point	FPGA Part	Current	Power
TP11-12	Core	2.2 mA	2.64 mW
TP13-14	PLL	0.1 mA	0.12 mW
TP5-6	IO Bank 0	2.4 mA	7.92 mW
TP9-10	IO Bank 1	0.2 mA	0.66 mW
TP7-8	IO Bank 2	0.0 mA	0 mW

With 1KHz trigger

1.8 mW

It draws less power when not idle?

TOTAL: 11 mW

This is larger than expected. We were hoping for <5mW per channel. But much of the power goes to IO bank 0, which has a 60 MHz clock output pin. Removing that pin, the total power drops to **3.6 mW**.

Power measurements

Two conclusions from the test:

1. Should be able to do basic PMT waveform buffering in iCE40 FPGA at negligible power cost (<5mW).
2. But power consumption is dominated by high-toggle-rate output pins.

The screenshot shows the 'Power Estimator' window for the iCE40UP. It has three tabs: 'Summary', 'IO', and 'Clock Domain'. The 'Summary' tab is active. On the left, under 'IO Voltage', there are three dropdown menus: 'Core Vdd(V):' set to 1.2, 'Top Bank IO Voltage(V):' set to 2.5, and 'Bottom Bank IO Voltage(V):' set to 2.5. On the right, under 'Dynamic Power Breakdown', there are three input fields: 'Core Power(mW):' with value 2.6621, 'IO Power(mW):' with value 4.48242, and 'Power Consumption' section with 'Static Power(mW):' 0.226301, 'Dynamic Power(mW):' 7.14452, and 'Total Power(mW):' 7.37082. At the bottom, there are 'Process:' and 'Temperature(°C):' dropdowns set to 'Typical' and '25.00' respectively. A note at the bottom says 'To determine the iCE40UP peak start-up current data, refer to the [datasheet](#).' At the very bottom are 'Reset All', 'Calculate', and 'Close' buttons.

Category	Parameter	Value	
Dynamic Power Breakdown	Core Power(mW)	2.6621	
	IO Power(mW)	4.48242	
Power Consumption	Static Power(mW)	0.226301	
	Dynamic Power(mW)	7.14452	
	Total Power(mW)	7.37082	

This is also reflected in Lattice's own power estimator for the iCE40UP.

Conclusions

- The iCE40 FPGA seems to be ideal for our DAQ design.
 - Negligible power draw in the logic core
 - Available in easy-to-route QFN packages
 - Cheap : ~\$5
- So far, no issue. Data buffering and readout demonstrated in actual test. Still to be tested: long term reliability and low temp performance.
- One thing to look out for is the IO power consumption, not just at the FPGA, but also throughout the board.
- Maybe this iCE40 FPGA is also the key to achieving modularity in our electronics.


```

1  `timescale 1ns / 1ps
2  //Verilog modules for cdaq firmware on the iCE40UP5K-B-EVN evaluation board. FPGA model
   number: iCE40UP5K - SG48
3  //Drive and buffer adc[11:0] at 60 MHz.
4  //A waveform starts several clock cycles (pre_trig) before external discriminator goes
   up.
5  //A waveform ends after disc goes and stay down for several clock cycles (post_trig).
6  //Save waveforms into data and header fifos, including pre and post trigger.
7  //Send those waveforms via uart when possible.
8  //ty@wisc.edu
9  //Last Update: June 13, 2018
10
11 module cdaq_top(
12     input ICE_CLK,           //Pin 35 , 12MHz oscillator (to be multiplied by 5)
13     // output LED_BLUE,      //Pin 39
14     // output LED_GREEN,     //Pin 40
15     // output LED_RED,       //Pin 41
16
17     //input ss,              //Pin 2 (IOB_6A)
18     //input mosi,            //Pin 46 (IOB_0A)
19     output miso,             //Pin 47 (IOB_2A)
20     //input sclk,            //Pin 44 (IOB_3B_G6)    2MHz?
21
22     input disc_trig,         //Pin 20 (IOB_25B_G3)
23     input[11:0] adc1,        //Pin 28, 38(50B), 42, 36, 43, 34, 31, 32, 27, 26, 25, 23
24     //input[11:0] adc2,     //Pin
25     input resetn,           //active low, Pin 45 (IOB_5B)
26
27     output trig_out,        //Pin 48 (IOB_4A)
28     output trig_out2,       //Pin 3 (IOB_9B)
29
30     output adc_clk          //Pin 37 (IOT_45A_G1)
31 );
32
33 //Parameters
34 parameter post_trig_len = 5;
35 parameter pre_trig_len  = 5;
36
37 //PLL, input: 12MHz external oscillator, outputs: x2.5 and x5
38 wire clk_A;                //12MHz x5 = 60MHz
39 wire clk_B;                //clk_A/2 = 30MHz
40 SB_PLL40_2F_PAD main_clks(.PACKAGEPIN(ICE_CLK),
41                             .PLLOUTGLOBALA(clk_A),
42                             .PLLOUTGLOBALB(clk_B),
43                             .BYPASS(1'b0),
44                             .RESETB(resetn)
45                             );
46
47 //\\ Fin=12, Fout=60; (DIVF+1)/(2^DIVQ *(DIVR+1))
48 defparam main_clks.DIVR = 4'b0000;
49 defparam main_clks.DIVF = 7'b1001111;
50 defparam main_clks.DIVQ = 3'b100;
51 defparam main_clks.FILTER_RANGE = 3'b001;
52 defparam main_clks.FEEDBACK_PATH = "SIMPLE";
53 defparam main_clks.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
54 defparam main_clks.FDA_FEEDBACK = 4'b0000;
55 defparam main_clks.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
56 defparam main_clks.FDA_RELATIVE = 4'b0000;
57 defparam main_clks.SHIFTREG_DIV_MODE = 2'b00;
58 defparam main_clks.PLLOUT_SELECT_PORTA = "GENCLK";
59 defparam main_clks.PLLOUT_SELECT_PORTB = "GENCLK_HALF";
60 defparam main_clks.ENABLE_ICEGATE_PORTA = 1'b0;
61 defparam main_clks.ENABLE_ICEGATE_PORTB = 1'b0;
62
63 //---Temporary-----
64 reg[24:0] trig_counter=25'b0;
65 reg      trig_state=0;
66 assign trig_out = trig_state;
67 assign trig_out2 = trig_state;

```

```

68     always@(posedge clk_B)
69     begin
70         trig_counter <= trig_counter + 1;
71         if(trig_counter == 25'b1110010011100001101111101) trig_state <= 1;
72         if(trig_counter == 25'b111001001110000111000000)
73         begin
74             trig_counter <= 25'b0;           //Counter is 1Hz
75             trig_state <= 0;                 //Trigger for 9 ticks -> 300ns
76         end
77     end
78     //-----
79
80
81
82
83     //adc's clock driven by pll in FPGA
84     assign adc_clk = clk_A;
85
86     //Sequential always@ block runs on clk_A = 60MHz
87     reg[pre_trig_len-1:0] adc1_buff0, adc1_buff1, adc1_buff2, adc1_buff3,
88                          adc1_buff4, adc1_buff5, adc1_buff6, adc1_buff7,
89                          adc1_buff8, adc1_buff9, adc1_buff10, adc1_buff11;
90     reg[3:0] post_trig=0;           //Keeps track of how many post triggered data
91     left to save
92     reg[9:0] data_len=0;
93     reg      write_data1;
94     reg      end_waveform;
95     wire      keeping = disc_trig || (post_trig > 0);
96     always@(posedge clk_A)
97     begin
98
99         //digital buffer, <pre_trig_len> bits of 60MHz clk -> ~83ns
100         adc1_buff0 <= {adc1[0],adc1_buff0[pre_trig_len-1:1]};
101         adc1_buff1 <= {adc1[1],adc1_buff1[pre_trig_len-1:1]};
102         adc1_buff2 <= {adc1[2],adc1_buff2[pre_trig_len-1:1]};
103         adc1_buff3 <= {adc1[3],adc1_buff3[pre_trig_len-1:1]};
104         adc1_buff4 <= {adc1[4],adc1_buff4[pre_trig_len-1:1]};
105         adc1_buff5 <= {adc1[5],adc1_buff5[pre_trig_len-1:1]};
106         adc1_buff6 <= {adc1[6],adc1_buff6[pre_trig_len-1:1]};
107         adc1_buff7 <= {adc1[7],adc1_buff7[pre_trig_len-1:1]};
108         adc1_buff8 <= {adc1[8],adc1_buff8[pre_trig_len-1:1]};
109         adc1_buff9 <= {adc1[9],adc1_buff9[pre_trig_len-1:1]};
110         adc1_buff10 <= {adc1[10],adc1_buff10[pre_trig_len-1:1]};
111         adc1_buff11 <= {adc1[11],adc1_buff11[pre_trig_len-1:1]};
112
113         //Start storing waveform when disc_trig goes up
114         if(disc_trig) post_trig <= post_trig_len + pre_trig_len; //When
115         discriminator is triggered, reload post_trig, which also keeps keeping on
116
117         //Keeps track of how many samples have been loaded into fifo_data
118         if(keeping)
119         begin
120             write_data1 <= 1;
121             data_len <= data_len + 1;
122             if(!disc_trig) post_trig <= post_trig - 4'b0001; //Count down to closure
123             once discriminator falls back down
124             if(post_trig == 4'b001) end_waveform <= 1; //If the countdown is
125             allowed to reach 1, then the waveform is ended
126         end
127         else write_data1 <= 0; //Need to make write_data1 stay on for one extra cycle
128         because the fifo writes on negedge of wclk
129
130         //Takes care of finalizing waveform storage: saving time_counter value and
131         length of waveform to fifo_header
132         if(end_waveform)
133         begin
134             end_waveform <= 0; //This block only runs one clock cycle per
135             waveform saved
136         end
137     end

```

```

130         write_header1 <= 1;
131     end
132     if(write_header1) begin
133         data_len <= 0;           //Reset data_len after header of waveform written
134         write_header1 <= 0;
135     end
136
137 end
138
139 //Data and Header fifo -- time_counter: [15:10], data_len: [9:0]
140 wire[11:0] data_in1 = {adc1_buff11[0], adc1_buff10[0], adc1_buff9[0], adc1_buff8[0],
141     adc1_buff7[0], adc1_buff6[0],
142     adc1_buff5[0], adc1_buff4[0], adc1_buff3[0], adc1_buff2[0],
143     adc1_buff1[0], adc1_buff0[0]};
144
145 wire[11:0] data1_out;
146 reg read_data1;
147 wire[9:0] adc1_fifo_lvl;
148 reg [14:0] time_counter=0;      //~1ms total at 30MHz
149 wire[15:0] header1_in = {time_counter[14:9], data_len};
150 wire[15:0] header1_out;
151 reg read_header1;
152 wire[ 7:0] header1_fifo_lvl;
153 fifo_data adc1_fifo(.wclk(clk_A),
154     .resetn(resetn),
155     .data_in(data_in1),
156     .write_en(write_data1),
157     .rclk(clk_B),
158     .data_out(data1_out),
159     .read_en(read_data1),
160     .fill_lvl(adc1_fifo_lvl));
161 fifo_header header1_fifo(.wclk(clk_A),
162     .resetn(resetn),
163     .data_in(header1_in),
164     .write_en(write_header1),
165     .rclk(clk_B),
166     .data_out(header1_out),
167     .read_en(read_header1),
168     .fill_lvl(header1_fifo_lvl));
169
170 //Communication
171 logics-----
172 -----
173 reg[23:0] data_buffer;           //24 = 12*3 = 8*4
174 reg[ 9:0] num_data_read;
175 reg[ 2:0] readout_machine;
176 reg byte_en;
177 reg another_data;
178 reg quit_tx;
179 wire[7:0] byte_to_send;
180 wire uart_ready;
181 my_uart my_uart0(
182     .clk(clk_B),                 //30MHz
183     .byte_to_send(byte_to_send),
184     .byte_en(byte_en),           //pulse one clk of this to load in
185     byte_to_send
186     .ready(uart_ready),          //uart_ready means can load in
187     another byte to byte_to_send
188     .tx(miso));
189
190 assign byte_to_send = (readout_machine == 3'b001) ? header1_out[ 7: 0]:
191     (readout_machine == 3'b010) ? header1_out[15: 8]:
192     (readout_machine == 3'b011) ? data_buffer[ 7: 0]:
193     (readout_machine == 3'b100) ? data_buffer[15: 8]:data_buffer[
194         23:16];
195
196 always@(posedge clk_B)
197 begin

```

```

192
193 //Really coarse time counter ~1ms
194 time_counter <= time_counter + 1;
195
196 //State machine for sending out data to microcontroller
197 if(read_header1) read_header1 <= 0;
198 if(read_data1)
199 begin
200     if(!another_data) data_buffer[11: 0] <= data1_out; //Store popped data
201     in buffer
202     if(another_data) data_buffer[23:12] <= data1_out; //Store possibly
203     popped another-data in buffer
204     another_data <= !another_data;
205     num_data_read <= num_data_read + 1;
206     read_data1 <= 0;
207 end
208 if(uart_ready)
209 case(readout_machine)
210 default:if(header1_fifo_lvl > 0) //Get to work when header fifo
211 not empty
212 begin
213     byte_en <= 1; //This switch allows the tx
214     machine to work
215     read_header1 <= 1; //Pop header
216     num_data_read <= 0; //Reset num_data_read at start
217     of new waveform readout
218     another_data <= 0;
219     quit_tx <= 0;
220     readout_machine <= 3'b001; //This connects first part of
221     header to byte_to_send (LSB first)
222 end
223 3'b001: readout_machine <= 3'b010; //This connects second part of
224 header to byte_to_send
225 3'b010: begin
226     read_data1 <= 1; //Pop a data (12 bits)
227     readout_machine <= 3'b011; //This connects first 2/3 of
228     data to byte_to_send
229 end
230 3'b011: begin
231     if(num_data_read < header1_out[9:0]) read_data1 <= 1; //Pop
232     another data if have it
233     else quit_tx <= 1; //If not
234     have it, quit at 3'b100
235     readout_machine <= 3'b100; //This connects the last 1/3 of
236     data and possibly first 1/3 of another-data
237 end
238 3'b100: begin
239     if(quit_tx)
240     begin
241         byte_en <= 0;
242         readout_machine <= 3'b000;
243     end
244     else readout_machine <= 3'b101;
245 end
246 3'b101: begin
247     if(num_data_read < header1_out[9:0])
248     begin
249         read_data1 <= 1; //Pop data for next round if
250         have it
251         readout_machine <= 3'b011;
252     end
253     else //If not have it, quit
254     begin
255         byte_en <= 0;
256         readout_machine <= 3'b000;
257     end
258 end
259 endcase

```

```

249     end
250
251 endmodule
252
253
254 //-----***END OF MAIN
MODULE***-----//
255
256
257
258
259 //uart -- tx only -- 2Mbaud
260 module my_uart(
261     input clk,                //30MHz
262     input[7:0] byte_to_send,
263     input byte_en,
264     output reg ready = 1,      //For more byte_en
265     output reg tx = 1);
266 reg[3:0] tx_counter;
267 reg[3:0] two_MHz_counter;    //Run only when transmitting
268 reg[8:0] uart_reg;
269
270 localparam[3:0] baud_setting = 14;    //baud rate = clk/(baud_setting + 1)
271
272 always@(posedge clk)
273 begin
274
275     //Ready state - ready for byte_en
276     if(ready && byte_en)
277     begin
278         uart_reg        <= {byte_to_send, 1'b0};
279         two_MHz_counter <= 0;
280         tx_counter      <= 0;
281         ready           <= 0;
282     end
283
284     //Not ready state
285     if(!ready)                //Do things to become ready again
286     begin
287         two_MHz_counter <= two_MHz_counter + 1'b1;
288         if(two_MHz_counter == baud_setting)
289         begin
290             two_MHz_counter <= 0;
291             if(tx_counter < 9)                //tx machine. 10 total bits
292             sent per trigger
293             begin
294                 tx_counter <= tx_counter + 1'b1;
295                 tx        <= uart_reg[tx_counter];    //Send bit, LSB first,
296                 unless when tx_counter is zero. In that case, uart start-bit is
297                 sent (zero)
298             end
299             if(tx_counter == 9)
300             begin
301                 tx        <= 1;
302                 ready     <= 1;
303             end
304         end
305     end
306 end
307
308 endmodule
309
310 //Data FIFO module
311 module fifo_data(
312     input wclk,
313     input rclk,
314     input resetn,
315     input[11:0] data_in,
316     input write_en,

```

```

314     output[11:0] data_out,
315     input      read_en,
316     output[9:0] fill_lvl
317 );
318
319 reg[9:0] write_addr = 0;
320 reg[9:0] read_addr  = 0;
321 assign fill_lvl = write_addr - read_addr;
322
323 //For managing writing to EBR
324 always@(negedge wclk or negedge resetn)
325 begin
326     if(!resetn) write_addr <= 0;
327     else if(write_en) write_addr <= write_addr + 1;
328 end
329
330 //For managing reading from EBR
331 always@(negedge rclk or negedge resetn)
332 begin
333     if(!resetn) read_addr <= 0;
334     else if(read_en && (read_addr < write_addr)) read_addr <= read_addr + 1;
335 end
336
337 //12-bit width not an option, thus use three 4-bit width EBR blocks
338 SB_RAM1024x4NRNW ram1024x4_inst2( //Note: Updates at negedge clk
339     .RDATA(data_out[11:8]),
340     .RADDR(read_addr),
341     .RCLKN(rclk),
342     .RCLKE(read_en),
343     .RE(read_en),
344     .WADDR(write_addr),
345     .WCLKN(wclk),
346     .WCLKE(write_en),
347     .WDATA(data_in[11:8]),
348     .WE(write_en)
349 );
350 SB_RAM1024x4NRNW ram1024x4_inst1( //Note: Updates at negedge clk
351     .RDATA(data_out[7:4]),
352     .RADDR(read_addr),
353     .RCLKN(rclk),
354     .RCLKE(read_en),
355     .RE(read_en),
356     .WADDR(write_addr),
357     .WCLKN(wclk),
358     .WCLKE(write_en),
359     .WDATA(data_in[7:4]),
360     .WE(write_en)
361 );
362 SB_RAM1024x4NRNW ram1024x4_inst0( //Note: Updates at negedge clk
363     .RDATA(data_out[3:0]),
364     .RADDR(read_addr),
365     .RCLKN(rclk),
366     .RCLKE(read_en),
367     .RE(read_en),
368     .WADDR(write_addr),
369     .WCLKN(wclk),
370     .WCLKE(write_en),
371     .WDATA(data_in[3:0]),
372     .WE(write_en)
373 );
374 endmodule
375
376 //Header FIFO module, dual clocks
377 module fifo_header(
378     input      wclk,
379     input      rclk,
380     input      resetn,
381     input[15:0] data_in,
382     input      write_en,

```

```

383     output[15:0] data_out,
384     input      read_en,
385     output[7:0] fill_lvl
386 );
387
388 reg[7:0] write_addr = 0;
389 reg[7:0] read_addr  = 0;
390 assign fill_lvl = write_addr - read_addr;
391
392 //For managing writing to EBR
393 always@(negedge wclk or negedge resetn)
394 begin
395     if(!resetn) write_addr <= 0;
396     else if(write_en) write_addr <= write_addr + 1;
397 end
398
399 //For managing reading from EBR
400 always@(negedge rclk or negedge resetn)
401 begin
402     if(!resetn) read_addr <= 0;
403     else if(read_en && (read_addr < write_addr)) read_addr <= read_addr + 1;
404 end
405
406 //
407 SB_RAM256x16NRNW ram256x16_inst0(                                //Note: Updates at negedge clk
408     .RDATA(data_out),
409     .RADDR(read_addr),
410     .RCLKN(rclk),
411     .RCLKE(read_en),
412     .RE(read_en),
413     .WADDR(write_addr),
414     .WCLKN(wclk),
415     .WCLKE(write_en),
416     .WDATA(data_in),
417     .WE(write_en),
418     .MASK(16'b0)
419 );
420 endmodule

```