Evaluation of the iCE40 FPGA for Use in the SlowDAQ*

Gen2 Hardware Meeting - June 21st, 2018



Bunheng Ty ty@wisc.edu




Outline


- The need for an FPGA
- Lattice's iCE40
- Basic firmware
- Power Measurements

Disclaimer: I am not, by any mean, an FPGA expert

Main Role of the FPGA



- LTC2142-12
 - 12 bits, 65Msps
 - 2 channels
 - 46 mW per channel
 - 125Msps variants available



- Need something to manage and buffer PMT waveforms
- We concluded that it has to be an FPGA
- Cheap and low power?

Max10 vs iCE40

10M02DCV36I7

- Newest in the Max series, now marketed as an FPGA
- 3 mm × 3 mm
- 2K Logic Elements
- 108Kbit RAM
- 27 IOs
- 2 PLL
- \$4
- 35mW static power

ICE40LP1K-QN84

- "World's smallest FPGAs"
- 7 x 7 mm
- 1.28K Logic Elements
- 64Kbit RAM
- 67 IOs
- 1 PLL
- \$3
- 0.1mW static power


Lattice iCE40 LP/HX/LM

The iCE40 seems to be much more suitable for our design

More on the iCE40 FPGA

- Originally created by SiliconBlue Technologies, a start-up founded in 2005 by former employees of Actel, AMD, Lattice, Monolithic Memories, and Xilinx. Most notable was John Birkner, one of the inventors of programmable array logic. (Wikipedia)
- SiliconBlue was acquired by Lattice Semiconductor in 2011.
- The iCE40 family (40nm process) was launched in 2011. The latest release was the iCE40 UltraPlus series in 2016.
- Found in iPhone 7 (iCE5LP4K), Samsung Galaxy S5 (iCE40LP1K)

iCE40 FPGA - Reprogrammability



Three options:

- 1. Internal NVCM (one-time programmable)
- 2. External SPI Flash (Master SPI mode)
- 3. System microprocessor (Slave SPI mode)

Vey convenient. Programming and normal data transfer can be done via the same SPI connection to a microprocessor.

iCE40 FPGA Variants


- Currently in the design: <u>ICE40LP1K-QN84</u>
 - This can easily handle 2 ADC channels (maybe even 4)
- Can also move up to the <u>ICE40HX4K-TQ144</u>
 - More logics, more IOs: more ADC channels
 - A higher performance variant

• But right now, testing ICE40UP5K-SG48.

Because that's what is on the evaluation kit we ordered


iCE40 ULTRAPLUS BREAKOUT BOARD

ICE40UP5K-B-EVN



- The actual device on board is ICE40UP5K-SG48.
- The UltraPlus family is the newest addition to the iCE40 series (2016). The main differences seem to be the presence of hard IPs (I2C, SPI, Oscillator, PWM, SPRAM...) and even lower power consumption.
- Program via a USB cable. There is a and FTDI's USB-to-SPI chip on board.

iCE40 ULTRAPLUS BREAKOUT BOARD




Firmware

- A simple firmware has been written in Verilog for the dev board.
 Currently it does:
 - 1 Channel, 12 bits, data buffering at 60 MHz
 - 60 MHz clock routed to an output pin to drive an ADC
 - 12 Kbits Data FIFO
 - 2 Mbaud UART (tx only)
 - It pushes data into its FIFO whenever the external trigger input goes up (pre and post trig data available and adjustable). Then whenever the FIFO is not empty, it reads it out and send it via a 2 Mbaud UART.

Firmware

Compilation Report: 397 Logic Cells Used


So no need to worry about having enough logic cells. The more immediate constraint is the number of IOs.



Firmware

A waveform

Data readout demonstration:



Power measurements

Board running the firmware described in previous slides. But no trigger, and ADC inputs floating

Test Point	FPGA Part	PGA Part Current	
TP11-12	Core	2.2 mA	2.64 mW
TP13-14	PLL	0.1 mA	0.12 mW
TP5-6	IO Bank 0	2.4 mA	7.92 mW
TP9-10	IO Bank 1	0.2 mA	0.66 mW
TP7-8	IO Bank 2	0.0 mA	0 mW

TOTAL: 11 mW

This is larger than expected. We were hoping for <5mW per channel. But much of the power goes to IO bank 0, which has a 60 MHz clock output pin. Removing that pin, the total power drops to 3.63 mW.

Factory firmware (Controls an RGB led on the board)

Test Point	FPGA Part	Current	Power
TP11-12	Core	0.3 mA	0.36 mW
TP13-14	PLL	0.0 mA	0 mW
TP5-6	IO Bank 0	0.6 mA	1.98 mW
TP9-10	IO Bank 1	0.2 mA	0.66 mW
TP7-8	IO Bank 2	0.0 mA	0 mW

TOTAL: 3 mW

Power measurements

Board running the firmware described in previous slides. But no trigger, and ADC inputs floating

Vith 1KHz trigger	Power	Current	FPGA Part	Test Point
1.8 mW	2.64 mW	2.2 mA	Core	TP11-12
	0.12 mW	0.1 mA	PLL	TP13-14
It draws less power when not	7.92 mW	2.4 mA	IO Bank 0	TP5-6
	0.66 mW	0.2 mA	IO Bank 1	TP9-10
	0 mW	0.0 mA	IO Bank 2	TP7-8


TOTAL: 11 mW

This is larger than expected. We were hoping for <5mW per channel. But much of the power goes to IO bank 0, which has a 60 MHz clock output pin. Removing that pin, the total power drops to 3.6 mW.

Power measurements

Two conclusions from the test:

- 1. Should be able to do basic PMT waveform buffering in iCE40 FPGA at negligible power cost (<5mW).
- 2. But power consumption is dominated by high-toggle-rate output pins.



This is also reflected in Lattice's own power estimator for the iCE40UP.

Conclusions

- The iCE40 FPGA seems to be ideal for our DAQ design.
 - Negligible power draw in the logic core
 - Available in easy-to-route QFN packages
 - Cheap: ~\$5
- So far, no issue. Data buffering and readout demonstrated in actual test. Still to be tested: long term reliability and low temp performance.
- One thing to look out for is the IO power consumption, not just at the FPGA, but also throughout the board.
- Maybe this iCE40 FPGA is also the key to achieving modularity in our electronics.

```
`timescale 1ns / 1ps
    //Verilog modules for cdag firmware on the iCE40UP5K-B-EVN evaluation board. FPGA model
2
    number: iCE40UP5K - SG48
    //Drive and buffer adc[11:0] at 60 MHz.
    //A waveform starts several clock cycles (pre trig) before external discriminator goes
4
5
    //A waveform ends after disc goes and stay down for several clock cycles (post trig).
    //Save waveforms into data and header fifos, including pre and post triggger.
7
    //Send those waveforms via uart when possible.
8
    //ty@wisc.edu
9
    //Last Update: June 13, 2018
10
11
    module cdaq top (
12
                                //Pin 35 , 12MHz oscillator (to be multiplied by 5)
        input ICE CLK,
13
        // output LED BLUE,
                                //Pin 39
14
        // output LED GREEN,
                                   //Pin 40
        // output LED RED,
15
                                    //Pin 41
16
17
        //input ss,
                                   //Pin 2 (IOB 6A)
18
                               //Pin 46 (IOB 0A)
        //input mosi,
19
        output miso,
                                //Pin 47 (IOB 2A)
20
        //input sclk,
                                //Pin 44 (IOB 3B G6)
21
22
        input disc trig,
                                //Pin 20 (IOB 25B G3)
23
        input[11:0] adc1,
                                //Pin 28, 38(50B), 42, 36, 43, 34, 31, 32, 27, 26, 25, 23
24
        //input[11:0] adc2,
                                //Pin
25
        input resetn,
                                //active low, Pin 45 (IOB 5B)
26
27
                                //Pin 48 (IOB 4A)
        output trig out,
28
        output trig out2,
                                //Pin 3 (IOB 9B)
29
30
        output adc clk
                              //Pin 37 (IOT 45A G1)
31
        );
32
33
        //Parameters
34
        parameter post trig len = 5;
35
        parameter pre trig len = 5;
36
37
        //PLL, input: 12MHz external oscillator, outputs: x2.5 and x5
        wire clk_A;
38
                                //12MHz x5 = 60MHz
39
        wire clk B;
                                //clk A/2 = 30MHz
40
        SB PLL40 2F PAD main clks (.PACKAGEPIN (ICE CLK),
41
                                    .PLLOUTGLOBALA (clk A),
42
                                    .PLLOUTGLOBALB (clk B),
43
                                    .BYPASS (1'b0),
44
                                    .RESETB (resetn)
45
                                    );
        //\\ Fin=12, Fout=60;
                                (DIVF+1)/(2^DIVQ * (DIVR+1))
46
47
        defparam main clks.DIVR = 4'b0000;
        defparam main_clks.DIVF = 7'b1001111;
48
49
        defparam main clks.DIVQ = 3'b100;
50
        defparam main clks.FILTER RANGE = 3'b001;
51
        defparam main clks.FEEDBACK PATH = "SIMPLE";
52
        defparam main clks.DELAY ADJUSTMENT MODE FEEDBACK = "FIXED";
53
        defparam main clks.FDA FEEDBACK = 4'b0000;
54
        defparam main clks.DELAY ADJUSTMENT MODE RELATIVE = "FIXED";
55
        defparam main clks.FDA RELATIVE = 4'b00000;
        defparam main_clks.SHIFTREG_DIV MODE = 2'b00;
56
        defparam main clks.PLLOUT SELECT PORTA = "GENCLK";
57
        defparam main_clks.PLLOUT_SELECT_PORTB = "GENCLK_HALF";
58
59
        defparam main_clks.ENABLE_ICEGATE_PORTA = 1'b0;
60
        defparam main clks.ENABLE ICEGATE PORTB = 1'b0;
61
62
63
        //---Temporary-----
        reg[24:0] trig_counter=25'b0;
64
65
                 trig_state=0;
66
        assign trig out = trig state;
67
        assign trig out2 = trig state;
```

```
68
          always@(posedge clk B)
 69
          begin
 70
              trig counter <= trig counter + 1;
 71
              if(trig counter == 25'b1110010011100001101111101) trig state <= 1;
 72
              if(trig counter == 25'b1110010011100001110000000)
 73
              begin
                  trig_counter <= 25'b0;</pre>
                                                               //Counter is 1Hz
 74
 75
                                                               //Trigger for 9 ticks -> 300ns
                  trig state <= 0;
 76
              end
 77
          end
 78
          //-----
 79
 80
 81
 82
 83
          //adc's clock driven by pll in FPGA
 84
          assign adc clk = clk A;
 85
 86
          //Sequential always@ block runs on clk A = 60MHz
 87
          reg[pre trig len-1:0] adc1 buff0, adc1 buff1, adc1 buff2, adc1 buff3,
 88
                                  adc1 buff4, adc1 buff5, adc1 buff6, adc1 buff7,
 89
                                  adc1 buff8, adc1 buff9, adc1 buff10, adc1 buff11;
 90
          reg[3:0] post_trig=0;
                                              //Keeps track of how many post triggered data
          left to save
 91
          reg[9:0] data len=0;
 92
                 write data1;
                  end waveform;
 93
          req
 94
          reg
                   write header1;
 95
                  keeping = disc trig || (post trig > 0);
          wire
 96
          always@(posedge clk A)
 97
          begin
 98
 99
              //digital buffer,  trig len> bits of 60MHz clk -> ~83ns
              adc1_buff0 <= {adc1[0],adc1 buff0[pre trig len-1:1]};</pre>
100
101
              adc1 buff1 <= {adc1[1],adc1 buff1[pre trig len-1:1]};</pre>
102
              adc1 buff2 <= {adc1[2],adc1 buff2[pre trig len-1:1]};</pre>
              adc1 buff3 <= {adc1[3],adc1 buff3[pre trig len-1:1]};</pre>
103
104
              adc1 buff4 <= {adc1[4],adc1 buff4[pre trig len-1:1]};</pre>
105
              adc1_buff5 <= {adc1[5],adc1_buff5[pre_trig_len-1:1]};</pre>
106
              adc1 buff6 <= {adc1[6],adc1 buff6[pre trig len-1:1]};</pre>
107
              adc1 buff7 <= {adc1[7],adc1 buff7[pre trig len-1:1]};</pre>
108
              adc1 buff8 <= {adc1[8],adc1 buff8[pre trig len-1:1]};</pre>
109
             adc1 buff9 <= {adc1[9],adc1 buff9[pre trig len-1:1]};</pre>
110
             adc1_buff10 <= {adc1[10],adc1_buff10[pre trig len-1:1]};</pre>
111
             adc1 buff11 <= {adc1[11],adc1 buff11[pre trig len-1:1]};</pre>
112
113
              //Start storing waveform when disc trig goes up
              if(disc trig) post trig <= post trig len + pre trig len;</pre>
114
              discriminator is triggered, reload post trig, which also keeps keeping on
115
116
              //Keeps track of how many samples have been loaded into fifo data
117
              if(keeping)
118
              begin
119
                  write data1 <= 1;
                  data len <= data len + 1;
120
121
                  if(!disc_trig) post_trig <= post_trig - 4'b0001; //Count down to closure</pre>
                  once discriminator falls back down
122
                  if(post trig == 4'b001) end waveform <= 1;</pre>
                                                                      //If the countdown is
                  allowed to reach 1, then the waveform is ended
123
124
              else write_data1 <= 0; //Need to make write_data1 stay on for one extra cycle</pre>
              because the fifo writes on negedge of wclk
125
126
              //Takes care of finalizing waveform storage: saving time counter value and
              length of waveform to fifo header
              if(end waveform)
128
              begin
                  end_waveform <= 0;</pre>
129
                                             //This block only runs one clock cycle per
                  waveform saved
```

```
130
                 write header1 <= 1;
131
              end
132
              if(write header1) begin
133
                 data len <= 0;
                                            //Reset data len after header of waveform written
134
                  write header1 <= 0;
135
              end
136
137
          end
138
139
          //Data and Header fifo -- time counter: [15:10], data len: [9:0]
          wire [11:0] data in1 = {adc1 buff11[0], adc1 buff10[0], adc1 buff9[0], adc1 buff8[0],
140
           adc1_buff7[0], adc1 buff6[\overline{0}],
                                 adc1 buff5[0], adc1 buff4[0], adc1 buff3[0], adc1 buff2[0],
141
                                 adc1 buff1[0], adc1 buff0[0]);
142
          wire[11:0] data1 out;
143
                    read data1;
          req
144
         wire[9:0] adc1_fifo_lvl;
145
         reg [14:0] time counter=0;  //~1ms total at 30MHz
          wire[15:0] header1 in = {time counter[14:9], data len};
146
147
         wire[15:0] header1 out;
148
          reg
                   read header1;
149
         wire[ 7:0] header1 fifo lvl;
150
         fifo data adc1 fifo(.wclk(clk A),
151
                              .resetn (resetn),
152
                              .data in (data in1),
153
                              .write en(write data1),
                              .rclk(clk B),
154
155
                              .data out (data1 out),
156
                              .read en (read data1),
157
                              .fill lvl(adc1 fifo lvl));
158
          fifo header header1 fifo(.wclk(clk A),
159
                                  .resetn (resetn),
                                  .data in(header1 in),
160
161
                                  .write en (write header1),
162
                                  .rclk(clk B),
163
                                  .data out (header1 out),
164
                                  .read en (read header1),
165
                                  .fill lvl(header1 fifo lvl));
166
167
168
169
          //Communication
          logics-----
170
         reg[23:0] data buffer;
                                            //24 = 12*3 = 8*4
171
          reg[ 9:0] num data read;
172
          reg[ 2:0] readout machine;
173
                   byte en;
          reg
174
                   another data;
          reg
175
          reg
                   quit_tx;
176
         wire[7:0] byte to send;
177
         wire
                  uart ready;
178
         my uart my uart0(
179
                                                         //30MHz
                          .clk(clk B),
180
                          .byte to send(byte to send),
181
                          .byte_en(byte_en),
                                                         //pulse one clk of this to load in
                          byte to send
182
                          .ready(uart ready),
                                                         //uart ready means can load in
                          another byte to byte to send
183
                          .tx(miso));
184
185
          assign byte to send = (readout machine == 3'b001) ? header1 out[ 7: 0]:
186
                                (readout machine == 3'b010) ? header1 out[15: 8]:
187
                                (readout machine == 3'b011) ? data buffer[ 7: 0]:
188
                                (readout machine == 3'b100) ? data buffer[15: 8]:data buffer[
                                23:16];
189
190
          always@(posedge clk B)
191
         begin
```

```
192
193
               //Really coarse time counter ~1ms
194
              time counter <= time counter + 1;</pre>
195
196
               //State machine for sending out data to microcontroller
197
              if(read header1) read header1 <= 0;</pre>
              if(read data1)
198
199
              begin
                                                                           //Store popped data
200
                   if(!another data) data buffer[11: 0] <= data1 out;</pre>
                   if(another data) data buffer[23:12] <= data1 out;  //Store possibly</pre>
201
                   popped another-data in buffer
                   another data <= !another data;</pre>
203
                   num data read <= num data read + 1;</pre>
204
                   read data1
                               <= 0;
205
               end
206
              if (uart_ready)
207
              case(readout machine)
208
              default:if(header1 fifo lvl > 0)
                                                                 //Get to work when header fifo
              not empty
209
                       begin
210
                                                                 //This switch allows the tx
                           byte en
                           machine to work
211
                           read header1
                                            <= 1;
                                                                 //Pop header
212
                           num data read <= 0;
                                                                 //Reset num data read at start
                           of new waveform readout
213
                           another data
                                           <= 0;
214
                           quit tx
                                            <= 0;
                           readout machine <= 3'b001;</pre>
                                                                 //This connects first part of
215
                           header to byte to send (LSB first)
216
                       end
217
               3'b001: readout machine <= 3'b010;</pre>
                                                                 //This connects second part of
              header to byte to send
218
               3'b010: begin
219
                           read data1
                                          <= 1;
                                                                 //Pop a data (12 bits)
                           readout_machine <= 3'b011;</pre>
220
                                                                 //This connects first 2/3 of
                           data to byte to send
221
                       end
222
               3'b011: begin
                           if(num data read < header1_out[9:0]) read_data1 <= 1; //Pop</pre>
223
                           another data if have it
224
                           else quit tx <= 1;</pre>
                                                                                       //If not
                           have it, quit at 3'b100
225
                           readout machine <= 3'b100;</pre>
                                                                 //This connects the last 1/3 of
                           data and possibly first 1/3 of another-data
226
                       end
               3'b100: begin
227
228
                           if(quit tx)
229
                           begin
230
                                                <= 0;
                               byte en
231
                                readout machine <= 3'b000;
232
233
                           else readout machine <= 3'b101;</pre>
234
                       end
              3'b101: begin
236
                           if(num data read < header1 out[9:0])</pre>
237
                           begin
238
                                read data1 <= 1;</pre>
                                                                 //Pop data for next round if
                               have it
239
                                readout machine <= 3'b011;</pre>
240
                           end
                           else
241
                                                                 //If not have it, quit
242
                           begin
                               byte_en
243
                                                <= 0;
244
                                readout machine <= 3'b000;</pre>
245
                           end
246
                       end
247
               endcase
248
```

```
249
         end
250
251
     endmodule
252
253
254
     //----***END OF MAIN
     MODULE***----//
255
256
257
258
259
     //uart -- tx only -- 2Mbaud
260
    module my uart(
261
                                       //30MHz
             input clk,
             input[7:0] byte to send,
262
263
             input byte en,
264
                                     //For more byte en
             output reg ready = 1,
             output reg tx = 1);
265
266
         reg[3:0] tx counter;
267
         reg[3:0] two MHz counter; //Run only when transmitting
268
         reg[8:0] uart reg;
269
270
         271
272
         always@(posedge clk)
273
         begin
274
             //{\tt Ready} state - ready for byte en
275
276
             if(ready && byte en)
277
             begin
278
                uart reg
                               <= {byte to send, 1'b0};
279
                two MHz counter <= 0;
280
                tx counter
                               <= 0;
281
                ready
                               <= 0;
282
             end
283
284
             //Not ready state
285
             if(!ready)
                                       //Do things to become ready again
286
             begin
287
                 two MHz counter <= two MHz counter + 1'b1;</pre>
288
                 if(two MHz counter == baud setting)
289
                begin
290
                    two MHz counter <= 0;
291
                                                              //tx machine. 10 total bits
                    if(tx counter < 9)</pre>
                    sent per trigger
292
                    begin
293
                        tx counter <= tx counter + 1'b1;</pre>
294
                           <= uart reg[tx counter];</pre>
                                                            //Send bit, LSB first,
                        unless when tx_counter is zero. In that case, uart start-bit is
                        sent (zero)
295
                    end
296
                    if(tx counter == 9)
297
                    begin
298
                                  <= 1;
                        tx
299
                        ready
                                  <= 1;
300
                    end
301
                end
302
             end
303
         end
304
     endmodule
305
306
307
    //Data FIFO module
308
    module fifo_data(
309
         input
                     wclk,
310
         input
                     rclk,
311
         input
                     resetn,
312
         input[11:0] data in,
313
         input
                     write en,
```

```
314
          output[11:0] data out,
315
          input
                         read en,
316
          output[9:0] fill lvl
317
318
319
          reg[9:0] write addr = 0;
320
          reg[9:0] read addr = 0;
321
          assign fill lvl = write addr - read addr;
322
323
          //For managing writing to EBR
324
          always@(negedge wclk or negedge resetn)
325
          begin
326
               if(!resetn) write addr <= 0;</pre>
327
               else if(write en) write addr <= write addr + 1;</pre>
328
          end
329
330
          //For managing reading from EBR
331
          always@(negedge rclk or negedge resetn)
332
          begin
333
               if(!resetn) read addr <= 0;</pre>
334
               else if(read en && (read addr < write addr)) read addr <= read addr + 1;</pre>
335
          end
336
337
           //12-bit width not an option, thus use three 4-bit width EBR blocks
338
          SB RAM1024x4NRNW ram1024x4 inst2(
                                                                   //Note: Updates at negedge clk
339
                                         .RDATA(data out[11:8]),
                                         .RADDR (read addr),
340
                                         .RCLKN(rclk),
341
342
                                         .RCLKE (read en),
343
                                         .RE (read en),
344
                                         .WADDR (write addr),
345
                                         .WCLKN (wclk),
346
                                         .WCLKE (write en),
347
                                         .WDATA(data in[11:8]),
348
                                         .WE (write en)
349
                                         );
350
           SB RAM1024x4NRNW ram1024x4 inst1(
                                                                   //Note: Updates at negedge clk
351
                                         .RDATA (data out [7:4]),
352
                                         .RADDR (read addr),
353
                                         .RCLKN(rclk),
354
                                         .RCLKE (read en),
355
                                         .RE(read en),
356
                                         .WADDR (write addr),
357
                                         .WCLKN (wclk),
358
                                         .WCLKE (write en),
359
                                         .WDATA(data in[7:4]),
360
                                         .WE (write en)
361
                                         );
362
          SB RAM1024x4NRNW ram1024x4 inst0(
                                                                   //Note: Updates at negedge clk
363
                                         .RDATA(data_out[3:0]),
364
                                         .RADDR (read addr),
365
                                         .RCLKN (rclk),
366
                                         .RCLKE (read en),
367
                                         .RE (read en),
368
                                         .WADDR (write addr),
369
                                         .WCLKN (wclk),
370
                                         .WCLKE (write en),
371
                                         .WDATA(data in[3:0]),
372
                                         .WE (write en)
373
                                         );
374
      endmodule
375
376
      //Header FIFO module, dual clocks
377
      module fifo header (
378
          input
                         wclk,
379
          input
                         rclk,
380
          input
                         resetn,
381
          input[15:0] data in,
382
          input
                         write en,
```

```
383
          output[15:0] data out,
384
          input
                      read en,
385
          output[7:0] fill lvl
386
387
388
          reg[7:0] write_addr = 0;
389
          reg[7:0] read addr = 0;
390
          assign fill lvl = write addr - read addr;
391
392
          //For managing writing to EBR
393
          always@(negedge wclk or negedge resetn)
394
          begin
395
               if(!resetn) write addr <= 0;</pre>
396
               else if(write en) write addr <= write addr + 1;</pre>
397
          end
398
399
          //For managing reading from EBR
400
          always@(negedge rclk or negedge resetn)
401
          begin
402
               if(!resetn) read addr <= 0;</pre>
403
               else if(read en && (read addr < write addr)) read addr <= read addr + 1;</pre>
404
          end
405
406
          //
407
          SB RAM256x16NRNW ram256x16 inst0(
                                                                  //Note: Updates at negedge clk
408
                                        .RDATA (data out),
409
                                        .RADDR (read addr),
                                        .RCLKN(rclk),
410
411
                                        .RCLKE (read en),
412
                                        .RE(read en),
413
                                        .WADDR (write addr),
414
                                        .WCLKN (wclk),
415
                                        .WCLKE (write en),
416
                                        .WDATA (data in),
417
                                        .WE (write en),
418
                                        .MASK (16'b0)
419
                                        );
420
      endmodule
```