



## 256K · 8 ELECTRICALLY ERASABLE EPROM


### GENERAL DESCRIPTION

The W27C020 is a high speed, low power Electrically Erasable and Programmable Read Only Memory organized as 262144 · 8 bits that operates on a single 5 volt power supply. The W27C020 provides an electrical chip erase function.


### FEATURES

- High speed access time:  
70/90/120 nS (max.)
- Read operating current: 30 mA (max.)
- Erase/Programming operating current:  
30 mA (max.)
- Standby current: 1 mA (max.)
- Single 5V power supply
- +14V erase/+12V programming voltage
- Fully static operation
- All inputs and outputs directly TTL/CMOS compatible
- Three-state outputs
- Available packages: 32-pin 600 mil DIP and PLCC

### PIN CONFIGURATIONS



### BLOCK DIAGRAM



### PIN DESCRIPTION

SYMBOL	DESCRIPTION
A <sub>0</sub> -A <sub>17</sub>	Address Inputs
Q <sub>0</sub> -Q <sub>7</sub>	Data Inputs/Outputs
CE	Chip Enable
OE	Output Enable
PGM	Program Enable
V <sub>PP</sub>	Program/Erase Supply Voltage
V <sub>CC</sub>	Power Supply
GND	Ground



## FUNCTIONAL DESCRIPTION

### Read Mode

Like conventional UVEPROMs, the W27C020 has two control functions, both of which produce data at the outputs.

$\overline{CE}$  is for power control and chip select.  $\overline{OE}$  controls the output buffer to gate data to the output pins. When addresses are stable, the address access time ( $T_{ACC}$ ) is equal to the delay from  $\overline{CE}$  to output ( $T_{CE}$ ), and data are available at the outputs  $T_{OE}$  after the falling edge of  $\overline{OE}$ , if  $T_{ACC}$  and  $T_{CE}$  timings are met.

### Erase Mode

The erase operation is the only way to change data from "0" to "1." Unlike conventional UVEPROMs, which use ultraviolet light to erase the contents of the entire chip (a procedure that requires up to half an hour), the W27C020 uses electrical erasure. Generally, the chip can be erased within 100 mS by using an EPROM writer with a special erase algorithm.

Erase mode is entered when  $V_{PP}$  is raised to  $V_{PE}$  (14V),  $V_{CC} = V_{CE}$  (5V),  $\overline{CE} = V_{IL}$ , (0.8V or below but higher than GND),  $\overline{OE} = V_{IH}$  (2V or above but lower than  $V_{CC}$ ),  $A9 = V_{ID}$  (14V),  $A0 = V_{IL}$ , and all other address pins equal  $V_{IL}$  and data input pins equal  $V_{IH}$ . Pulsing  $\overline{PGM}$  low starts the erase operation.

### Erase Verify Mode

After an erase operation, all of the bytes in the chip must be verified to check whether they have been successfully erased to "1" or not. The erase verify mode automatically ensures a substantial erase margin. This mode will be entered after the erase operation if  $V_{PP} = V_{PE}$  (14V),  $\overline{CE} = V_{IL}$ , and  $\overline{OE} = V_{IL}$ ,  $\overline{PGM} = V_{IH}$ .

### Program Mode

Programming is performed exactly as it is in conventional UVEPROMs, and programming is the only way to change cell data from "1" to "0." The program mode is entered when  $V_{PP}$  is raised to  $V_{PP}$  (12V),  $V_{CC} = V_{CP}$  (5V),  $\overline{CE} = V_{IL}$ ,  $\overline{OE} = V_{IH}$ , the address pins equal the desired addresses, and the input pins equal the desired inputs. Pulsing  $\overline{PGM}$  low starts the programming operation.

### Program Verify Mode

All of the bytes in the chip must be verified to check whether they have been successfully programmed with the desired data or not. Hence, after each byte is programmed, a program verify operation should be performed. The program verify mode automatically ensures a substantial program margin. This mode will be entered after the program operation if  $V_{PP} = V_{PP}$  (12V),  $\overline{CE} = V_{IL}$ ,  $\overline{OE} = V_{IL}$ , and  $\overline{PGM} = V_{IH}$ .

### Erase/Program Inhibit

Erase or program inhibit mode allows parallel erasing or programming of multiple chips with different data. When  $\overline{CE} = V_{IH}$ , erasing or programming of non-target chips is inhibited, so that except for the  $\overline{CE}$ , the W27C020 may have common inputs.



## Standby Mode

The standby mode significantly reduces Vcc current. This mode is entered when  $\overline{CE} = \text{VH}$ . In standby mode, all outputs are in a high impedance state, independent of  $\overline{OE}$  and  $\overline{PGM}$ .

## Two-line Output Control

Since EPROMs are often used in large memory arrays, the W27C020 provides two control inputs for multiple memory connections. Two-line control provides for lowest possible memory power dissipation and ensures that data bus contention will not occur.

## System Considerations

EPROM power switching characteristics require careful device decoupling. System designers are concerned with three supply current issues: standby current levels ( $I_{SB}$ ), active current levels ( $I_{CC}$ ), and transient current peaks produced by the falling and rising edges of  $\overline{CE}$ . Transient current magnitudes depend on the device output's capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a  $0.1 \mu\text{F}$  ceramic capacitor connected between its Vcc and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a  $4.7 \mu\text{F}$  electrolytic capacitor should be placed at the array's power supply connection between Vcc and GND. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

## TABLE OF OPERATING MODES

$V_{PP} = 12\text{V}$ ,  $V_{PE} = 14\text{V}$ ,  $V_{HH} = 12\text{V}$ ,  $V_{CP} = 5\text{V}$ ,  $V_{CE} = 5\text{V}$ ,  $V_{ID} = 14\text{V}$ , X =  $\text{VIH}$  or  $\text{VIL}$

MODE	PINS							
	CE	OE	PGM	A0	A9	Vcc	Vpp	OUTPUTS
Read	VIL	VIL	X	X	X	Vcc	Vcc	DOUT
Output Disable	VIL	VIH	X	X	X	Vcc	Vcc	High Z
Standby (TTL)	VIH	X	X	X	X	Vcc	Vcc	High Z
Standby (CMOS)	$V_{CC} \pm 0.3\text{V}$	X	X	X	X	Vcc	Vcc	High Z
Program	VIL	VIH	VIL	X	X	Vcp	Vpp	DIN
Program Verify	VIL	VIL	VIH	X	X	Vcc	Vpp	DOUT
Program Inhibit	VIH	X	X	X	X	Vcp	Vpp	High Z
Erase	VIL	VIH	VIL	VIL	Vid	Vce	Vpe	FF (Hex)
Erase Verify	VIL	VIL	VIH	X	X	Vcc	Vpe	DOUT
Erase Inhibit	VIH	X	X	X	X	Vce	Vpe	High Z
Product Identifier-manufacturer	VIL	VIL	X	VIL	VHH	Vcc	Vcc	DA (Hex)
Product Identifier-device	VIL	VIL	X	VIH	VHH	Vcc	Vcc	85 (Hex)



## DC CHARACTERISTICS

### Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Ambient Temperature with Power Applied	-55 to +125	°C
Storage Temperature	-65 to +125	°C
Voltage on all Pins with Respect to Ground Except Vcc, VPP and A9 Pins	-0.5 to Vcc +0.5	V
Voltage on Vcc Pin with Respect to Ground	-0.5 to +7	V
Voltage on VPP Pin with Respect to Ground	-0.5 to +14.5	V
Voltage on A9 Pin with Respect to Ground	-0.5 to +14.5	V

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

### DC Erase Characteristics

(TA = 25° C ±5° C, Vcc = 5.0V ±5%, VH = 14V)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	I <sub>IL</sub>	V <sub>IN</sub> = V <sub>IIL</sub> or V <sub>IIH</sub>	-10	-	10	mA
Vcc Erase Current	I <sub>CP</sub>	$\overline{CE} = V_{IIL}$ , $\overline{OE} = V_{IIH}$ , $\overline{PGM} = V_{IIL}$ , A9 = VH	-	-	30	mA
VPP Erase Current	I <sub>PP</sub>	$\overline{CE} = V_{IIL}$ , $\overline{OE} = V_{IIH}$ , $\overline{PGM} = V_{IIL}$ , A9 = VH	-	-	30	mA
Input Low Voltage	V <sub>IIL</sub>	-	-0.3	-	0.8	V
Input High Voltage	V <sub>IIH</sub>	-	2.4	-	5.5	V
Output Low Voltage (Verify)	V <sub>OL</sub>	I <sub>OL</sub> = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	V <sub>OH</sub>	I <sub>OH</sub> = -0.4 mA	2.4	-	-	V
A9 Erase Voltage	V <sub>ID</sub>	-	13.75	14.0	14.25	V
VPP Erase Voltage	V <sub>PE</sub>	-	13.75	14.0	14.25	V
Vcc Supply Voltage (Erase)	V <sub>CE</sub>	-	4.5	5.0	5.5	V

Note: Vcc must be applied simultaneously or before VH and removed simultaneously or after VH.



## CAPACITANCE

(Vcc = 5V, TA = 25° C, f = 1 MHz)


PARAMETER	SYMBOL	CONDITIONS	MAX.	UNIT
Input Capacitance	CIN	VIN = 0V	6	pF
Output Capacitance	COUT	VOUT = 0V	12	pF

## AC CHARACTERISTICS

### AC Test Conditions

PARAMETER	CONDITIONS	
	70 nS	90/120 nS
Input Pulse Levels	0 to 3.0V	0.45V to 2.4V
Input Rise and Fall Times	5 nS	10 nS
Input and Output Timing Reference Level	1.5V/1.5V	0.8V/2.0V
Output Load	CL = 30 pF, IOH/IOL = -0.4 mA/2.1 mA	CL = 100 pF, IOH/IOL = -0.4 mA/2.1 mA

### AC Test Load and Waveforms



# Preliminary W27C020



## READ OPERATION DC CHARACTERISTICS

(V<sub>CC</sub> = 5.0V ±5%)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	I <sub>IL</sub>	V <sub>IN</sub> = 0V to V <sub>CC</sub>	-5	-	5	mA
Output Leakage Current	I <sub>LO</sub>	V <sub>OUT</sub> = 0V to V <sub>CC</sub>	-10	-	10	mA
Standby V <sub>CC</sub> Current (TTL input)	I <sub>SB</sub>	CE = V <sub>IH</sub>	-	-	1.0	mA
Standby V <sub>CC</sub> Current (CMOS input)	I <sub>SB1</sub>	CE = V <sub>CC</sub> ±0.2V	-	5	100	mA
V <sub>CC</sub> Operating Current	I <sub>CC</sub>	CE = V <sub>IL</sub> I <sub>OUT</sub> = 0 mA f = 5 MHz	-	-	30	mA
V <sub>PP</sub> Operating Current	I <sub>PP</sub>	V <sub>PP</sub> = V <sub>CC</sub>	-	-	10	mA
Input Low Voltage	V <sub>IL</sub>	-	-0.3	-	0.8	V
Input High Voltage	V <sub>IH</sub>	-	2.2	-	V <sub>CC</sub> +0.5	V
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 2.1 mA	-	-	0.45	V
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -0.4 mA	2.4	-	-	V
V <sub>PP</sub> Operating Voltage	V <sub>PP</sub>	-	V <sub>CC</sub> -0.7	-	V <sub>CC</sub>	V

## READ OPERATION AC CHARACTERISTICS

(V<sub>CC</sub> = 5.0V ±5%, for 70, 90 and 120 nS; TA = 0 to 70° C)

PARAMETER	SYM.	W27C020-70		W27C020-90		W27C020-12		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	T <sub>RC</sub>	70	-	90	-	120	-	nS
Chip Enable Access Time	T <sub>CCE</sub>	-	70	-	90	-	120	nS
Address Access Time	T <sub>ACC</sub>	-	70	-	90	-	120	nS
Output Enable Access Time	T <sub>OE</sub>	-	30	-	40	-	55	nS
OE High to High-Z Output	T <sub>DFF</sub>	-	25	-	25	-	30	nS
Output Hold from Address Change	T <sub>OH</sub>	0	-	0	-	0	-	nS

Note: V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.

# Preliminary W27C020



## DC PROGRAMMING CHARACTERISTICS

(V<sub>CC</sub> = 5.0V ±5%, T<sub>A</sub> = 25° C ±5° C)

PARAMETER	SYM.	CONDITIONS	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Input Load Current	I <sub>IL</sub>	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub>	-	-	±10	mA
V <sub>CC</sub> Program Current	I <sub>CP</sub>	CE = V <sub>IL</sub> , OE = V <sub>IH</sub> , PGM = V <sub>IL</sub>	-	-	30	mA
V <sub>PP</sub> Program Current	I <sub>PP</sub>	CE = V <sub>IL</sub> , OE = V <sub>IH</sub> , PGM = V <sub>IL</sub>	-	-	30	mA
Input Low Voltage	V <sub>IL</sub>	-	-0.3	-	0.8	V
Input High Voltage	V <sub>IH</sub>	-	2.4	-	5.5	V
Output Low Voltage (Verify)	V <sub>OL</sub>	I <sub>OL</sub> = 2.1 mA	-	-	0.45	V
Output High Voltage (Verify)	V <sub>OH</sub>	I <sub>OH</sub> = -0.4 mA	2.4	-	-	V
A9 Silicon I. D. Voltage	V <sub>ID</sub>	-	11.5	12.0	12.5	V
V <sub>PP</sub> Program Voltage	V <sub>PP</sub>	-	11.75	12.0	12.25	V
V <sub>CC</sub> Supply Voltage (Program)	V <sub>CP</sub>	-	4.5	5.0	5.5	V

## AC PROGRAMMING/ERASE CHARACTERISTICS

(V<sub>CC</sub> = 5.0V ±5%, T<sub>A</sub> = 25° C ±5° C)


PARAMETER	SYM.	LIMITS			UNIT
		MIN.	TYP.	MAX.	
V <sub>PP</sub> Setup Time	T <sub>VPS</sub>	2.0	-	-	ns
Address Setup Time	T <sub>AS</sub>	2.0	-	-	ns
Data Setup Time	T <sub>Ds</sub>	2.0	-	-	ns
PGM Program Pulse Width	T <sub>WPW</sub>	95	100	105	ns
PGM Erase Pulse Width	T <sub>WEW</sub>	95	100	105	μs
Data Hold Time	T <sub>DH</sub>	2.0	-	-	ns
OE Setup Time	T <sub>OES</sub>	2.0	-	-	ns
Data Valid from OE	T <sub>OEV</sub>	-	-	150	ns
OE High to Output High Z	T <sub>DFP</sub>	0	-	130	ns
Address Hold Time after PGM High	T <sub>AH</sub>	0	-	-	ns
Address Hold Time (Erase)	T <sub>AHE</sub>	2.0	-	-	ns
CE Setup Time	T <sub>CES</sub>	2.0	-	-	ns

Note: V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>.




## TIMING WAVEFORMS

### AC Read Waveform




### Erase Waveform






Timing Waveforms, continued

## Programming Waveform






## SMART PROGRAMMING ALGORITHM





## SMART ERASE ALGORITHM



# Preliminary W27C020



## ORDERING INFORMATION

PART NO.	ACCESS TIME (nS)	POWER SUPPLY CURRENT MAX. (mA)	STANDBY V <sub>CC</sub> CURRENT MAX. ( $\infty$ A)	PACKAGE
W27C20-70	70	30	100	600 mil DIP
W27C020-90	90	30	100	600 mil DIP
W27C020-12	120	30	100	600 mil DIP
W27C020P-70	70	30	100	32-pin PLCC
W27C020P-90	90	30	100	32-pin PLCC
W27C020P-12	120	30	100	32-pin PLCC


Notes:

1. Winbond reserves the right to make changes to its products without prior notice.
2. Purchasers are responsible for performing appropriate quality assurance testing on products intended for use in applications where personal injury might occur as a consequence of product failure.




## PACKAGE DIMENSIONS

### 32-pin P-DIP



### 32-Lead PLCC



# Preliminary W27C020



## VERSION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A1	Sep. 1998		Initial Issued



### Headquarters

No. 4, Creation Rd. III,  
Science-Based Industrial Park,  
Hsinchu, Taiwan  
TEL: 886-3-5770066  
FAX: 886-3-5796096  
<http://www.winbond.com.tw/>  
Voice & Fax-on-demand: 886-2-7197006

### Taipei Office

11F, No. 115, Sec. 3, Min-Sheng East Rd.,  
Taipei, Taiwan  
TEL: 886-2-7190505  
FAX: 886-2-7197502

### Winbond Electronics (H.K.) Ltd.

Rm. 803, World Trade Square, Tower II,  
123 Hoi Bun Rd., Kwun Tong,  
Kowloon, Hong Kong  
TEL: 852-27513100  
FAX: 852-27552064

### Winbond Electronics North America Corp.

Winbond Memory Lab.  
Winbond Microelectronics Corp.  
Winbond Systems Lab.  
2727 N. First Street, San Jose,  
CA 95134, U.S.A.  
TEL: 408-9436666  
FAX: 408-5441798

Note: All data and specifications are subject to change without notice.