ECE M16 and CS M51A

Winter 2019 Section 2 Logic Design of Digital Systems

Dr. Yutao He

Verilog Lab #3 - Design of Sequential Systems

Due: March 10, 2019

Team ID: P33

Team Member: Zhiheng Ma (404950730)

Date: Feb 20, 2019

Result	
Correctness	
Creativity	
Report	
Total	


Abstract:

This project requires build a circuit for a vending machine by using JK flip flops. This vending machine has three states (0cents, 5cents, 10cents, 15cents). After the vending machine has 20 cents, it will return a gum (Z1). If the vending machine has 25 cents, it will return 5cents (Z0). The user will input 0 cents, 5 cents or 10 cents. Moreover, the vending machine can reset the status.

Switching Function of Circuit:

#8.4 minimal OR-AND expression

#8.5 schematic of the circuit composed of logic gates and flip-flops



Verlog Code:

```
module eem16_proj3(
                                      35
   module dff(
21
                                              input wire [1:0]x,
                                      36
    input wire d_in,
22
                                                input wire reset,
                                      37
     input wire Clk,
                                                input wire clk,
23
                                      38
                                                output reg [1:0] z
                                      39
     input wire reset,
24
                                              );
                                      40
     output reg q_out);
25
                                              reg j1, k1, j0, k0;
                                      41
26
                                             wire x1, x0, s1, s0;
                                      42
27
     always@(posedge Clk) begin
                                      43
                                              jkff jkff1(
                                      44
     if(reset)
28
                                      45 .J (j1),
     q out <= 0;
29
                                      46 .K (kl),
                                      47 .CLK (clk),
     else
30
                                      48 .CLR (reset),
     q_out <= d_in;
31
                                      49 .Q (s1));
     end
32
                                      50
    endmodule
                                      51 jkff jkff0(
33
                                      52 .J (j0),
34
```

```
51 jkff jkff0(
52 .J (j0),
53 .K (k0),
                                   70
54 .CLK (clk),
55 .CLR (reset).
                                   71 always @(*) begin
56 .Q (s0));
                                   72 j1 <=x1|(s06x0);
57
                                   73 k1 <=x1 | (~s0&x0);
58 dff in_1(
59 .d_in (x[1]),
                                   74 j0 <=~s1&x0;
60 .clk (clk),
                                   75 k0 <=x1|(s1&x0);
61 .reset (reset),
62 .q_out (x1));
                                   76 z[1] <=(s1&~s0&x0)|(s1&x1);
63
                                       z[0] <=s1&~s0&x1;
                                   77
64 dff in_0(
65 .d_in (x[0]),
                                       end
                                   78
66 .Clk (clk),
                                   79
67 .reset (reset),
68 .q_out (x0));
                                       endmodule
```


#1.V code


```
initial begin
                                            44
module ee_m16_proj3_tb;
                                                         // Initialize Inputs
                                            45
                                                         x-0;
                                            46
  // Inputs
                                                         reset=1;
                                            47
  reg [1:0] x;
                                                         c1k-1;
                                            48
  reg reset;
                                            49
                                                       #10 reset - 0;
  reg clk;
                                            50
                                            51
                                                       #10
                                            52
  // Outputs
                                                  //test1: insert five nickels
                                            53
  wire [1:0] z;
                                                       x-1;
                                            54
                                                       #10
                                            55
  // Instantiate the Unit Under Test (UUT)
                                                       x-1;
                                            56
                                                       #10
  eem16_proj3 uut (
                                            57
                                                       x=1;
                                            58
    .x(x),
                                                       #10
                                            59
    .reset (reset),
                                                       x-1;
                                            60
    .clk(clk),
                                                       #10
                                            61
    .z(z)
                                                       x=1;
                                            62
                                                    #10
                                           78
  #10//set to orginal state
  x-0;
                                                    //test3: insert one nickel, and rese
                                           79
                                                    x-1;
                                           80
  #10
                                                    #10
  //test2: insert one nickels, two dime
  x-3;
                                                    reset - 1;
                                           82
  #10
                                           83
  x-3;
                                                    #10
                                           84
  #10
  x-1;
                                                    reset - 0;
                                           85
                                                    #10
                                           86
  #10
                                                    x=0; //set to orginal state
                                           87
  x=0;//set to orginal state
                                           88
          //test4: insert two nickel, and reset
 90
           x-1;
 91
          #10
 92
                                                         111
 93
          x-1;
 94
          #10
                                                          112
          reset - 1;
 95
                                                                end
          #10
                                                         113
 96
          reset - 0;
 97
                                                                       always begin
                                                          114
 98
          #10
          x=0; //set to orginal state
 99
                                                                     #5 clk = ~clk;
                                                         115
100
101
                                                                end
                                                         116
          //test5: insert one nickle, and two dime
102
          x-1;
103
                                                         117
          #10
104
          x-3;
105
                                                         118
          #10
106
                                                         119 endmodule
107
          x-3;
108
          #10
                                                         120
109
          $finish;
110
```

#2 test bench code

```
module jkff(
    input wire J,
    input wire K,
    input wire CLK,
    input wire CLR,
    output reg Q);
always @(posedge CLK) begin
  if (!CLR)
    if(J==1'b0 && K==1'b1) begin
      Q <= 'b0;
    else if(J==1'b1 && K==1'b0) begin
     Q <= 1'b1;
    else if(J==1'b1 & K==1'b1) begin
      0 <= ~0;
    end
  else
     Q<=0;
  end
endmodule
   // school: ucla
   // class: ee M16
  // name: Zhiheng Ma 404950730
  11
#3 JK Flip-flop
```

_. . . _ .





#1 input five nickels, the output should only be return gum.

#2 input two dimes and one nickels, the output should be return gum.

#3 input one nickels, and use the reset, the output should be 00.

#4 input a dimes, and use the reset, the output should be 00

#5 input a nickel, and two dimes, return gum and return nickel

Design Review:

The most important thing I learn is the skill is using k-map to converting status table to flip-flop. This skill might help me to design the circuit more efficiently. The most difficult problem I found is converting the status table and using K-map to find the minimal expression for the JK flip-flop. I spend most of time on it. After I wrote down the truth table, I finished the k-map and minimal expression and computed the code very quick.

Team Member Contribution:

Zhiheng Ma(100%): I guess I need to do all the work ☺

Appendix:

- 8.1 inputs, outputs, and states of the system.
- 8.2 encoding schemes of inputs, output, and states.
- 8.3 the state diagram and the state table.
- 8.4 minimization procedure for state and output variables by means of the K-map.
- 8.5 final minimal expressions of the logic functions in forms of ORAND switching expressions and the final schematic of the circuit.

Input: Peset ?: 17,70 (), coins: 00 (Ocents)
(SiSo) 9 (6 cents) 11 (19 Phts)
output: 2G(Z1) Q(F), 1(T) return Gum RN(Z6) Q(F), 1(T) return cha
8.1 Input 1048pmt

	P5	(50,00) (50,01) (51,00) (50,01) (52,00) (50,01) (11) (53,00) (50,01)
PS S, So	Topye xillo	# 8.27 Scheme of Input
00	00,90 01,00 11,09 01,90 11,00 19,19 11,00 19,00 09,10 19,00 00,10 00,11	the state
PS	NS(S/SO), Output I hput 90 01 11	
5) 59	0-,0- 0-,1- 1-,1- 0-,0- 1-,-0 1-,-1 2 0,-0 -0,-1 -1,-1 -0,01,91,0- (Jiki(1Joko)	#8,3 State 21-9

