



Legend: solid outline = board geometry VERIFIED from EAGLE .brd (scale 0.35); dashed = CONCEPTUAL item without CAD; red circles = NPTH/mounting holes ≥ 2 mm; balloons → PARTS_LIST.md; vertical spacing is arbitrary.


- CBL-40..55 RF, CBL-56..71 VG, CBL-72..87 sense: Main↔PA (cable IDs are proposals; types/lengths UNVERIFIED)
- CBL-30.. clocks/LO Synth→Main (SMA coax) (cable IDs are proposals; types/lengths UNVERIFIED)
- CBL-20 enable bus SV1↔SV1 (20-way) (cable IDs are proposals; types/lengths UNVERIFIED)
- CBL-01..CBL-15 rails Power→Main (Molex 22-23-2021) (cable IDs are proposals; types/lengths UNVERIFIED)




(5) Antenna array — CONCEPTUAL: 16 elements, $\lambda/2 = 14.3$ mm, aperture 214.3 mm per 02_hardware/04_antenna_beamforming.md; NO CAD in repository




(4) 16 × RF PA board 35 × 60 mm (RF_PA.brd) — count from Main Board connectors X_1..X_16 / X3,X38..X52 / J24..J55




(6) Host computer + Python GUI (CONCEPTUAL; USB CDC via Main Board mini-USB X53)



(2) Main Board 260 × 300 mm (RADAR_Main_Board.brd)



(3) Frequency Synthesizer 100 × 100 mm



(1) Power Supply Board 280 × 300 mm (PowerBoard.brd)