

AERIS-10 - Power distribution (rails, regulators, connectors, consumers, enables)
Drawing ID: SYS-04 (ELEC-PWR-01) Revision: A Date: 2026-10-09 Status: SOURCE-DERIVED; voltages are net-name nominals (feedback divider values listed, not recomputed); currents UNKNOWN unless from the xlsx budget
Source: PowerBoard.sch (U1, U34 pins, R1, R56 dividers, X1, X35, SV1); RADAR_Main_Board.sch (rail connectors, consumer pins); Clocks_Freq_Synth_board.sch (X10, X15, L9, L13); RF_PA.sch (22V, X2, X3); main.h94-123 (EN_P_* pins); main.cpp:1241-1276, 1485-1488, 1601 and ADAR1000_Manager.cpp:51-54 (enable order/delays); 3_Power Management/Power Management V6.xlsx (budget, column K/L)
Legend: solid = in schematic | dashed = documented only | red = conflict / enable never asserted in firmware | edge label = connector pair (Power -> destination) | 'ALWAYS ON' = EN pin tied to VIN or own input

