AD9523 OUT	Frequency	Format	Destination	Divider
OUT0	300 MHz	LVDS	ADF4382 #TX REF (REFP/REFN)	/12
OUT1	300 MHz	LVDS	ADF4382 #RX REF (REFP/REFN)	/12
OUT4	400 MHz	LVDS	ADC (AD9484) CLK	/9
OUT5	400 MHz	LVDS	FPGA (phase-aligned copy of ADC clock)	/9
OUT10	120 MHz	LVCMOS	DAC	/30
OUT11	120 MHz	LVCMOS	FPGA (paired with DAC)	/30
OUT6	100 MHz	LVCMOS	FPGA system clock	/36
OUT7	X (e.g., 50 MHz)	LVCMOS	Test clock	/72 for 50 MHz (or pick any)
OUT9	60 MHz	LVDS	ADF4382 #TX SYNC (SYNCP/SYNCN)	60
OUT8	60 MHz	LVDS	ADF4382 #RX SYNC (SYNCP/SYNCN)	Same as OUT9

Jitter Cleaner, Clock Generator & Frequency Synthesizer



TITLE: Clocks_Freq_Synth_board.sch
Document Number: REV:
Date: 2026-01-14 03:04 Sheet: 1/1