AERIS-10 - FPGA signal-processing pipeline as written in the RTL (hand-drawn from source)
Drawing ID: SD-02 Revision: A Date: 2026-10-09 Status: PARTIAL - the chain contains 5 instantiated-but-missing modules and several placeholders
Source: 9_Firmware/9_2_FPGA/radar_system_top.v, radar_receiver_final.v, radar_transmitter.v, ddc_400m.v, usb_data_interface.v, lvds_to_cmos_400m.v, matched_filter_multi_segment.v, doppler_processor.v; 9_Firmware/9_2_FPGA/reconstructed/PIN_MAP_FROM_SCHEMATIC.md
Every box names its instance and file:line; the clock domain shown is the one the RTL connects, not a verified timing closure.