AERIS-10 - FPGA RTL module hierarchy (auto-generated)
Drawing ID: SD-01 Revision: A Date: 2026-10-09 Status: SOURCE-DERIVED
Source: 9_Firmware/9_2_FPGA/*.v (26 files) parsed by tools/gen_verilog_hierarchy.py
Modules defined: 28 instantiated types: 27 MISSING definitions: 5 (FFT_enhanced, ad9484_lvds_to_cmos_400m, matched_filter_processing_chain, range_bin_decimator, xfft_32)
Edge label = instance name @line-of-instantiation in the parent file. Solid = defined in repo; dashed red = no definition in repo; grey = Xilinx UNISIM primitive; dotted outline = defined but never instantiated.