

AERIS-10 - System block diagram (all subsystems)
 Drawing ID: SYS-01 Revision: A Date: 2026-10-09 Status: SOURCE-DERIVED (CAD + firmware + docs); antenna and host CONCEPTUAL
 Source: 4; Schematics and Boards Layout; 6; Schematics(MainBoard/RADAR_Main_Board.sch, PowerBoard/PowerBoard.sch, FrequencySynthesizerBoard/Clocks_Freq_Synth_board.sch, PowerAmplifierBoard/RF_PA.sch); 9; Firmware9_1_Microcontroller9_1_3_C_Cpp_Code/main(f.cpp); 9; Firmware9_1_Microcontroller9_1_1_C_Cpp_Libraries/ad4382a_manager.h; 9; Firmware9_2_FPGA/radar_system_top.v; 3; Power Management/Power Management V6.xlsx; 2; Functional Diagram & Interconnection Matrices/RADAR_V6.drawing; README.md; docs/SYSTEM/BLOCK_DIAGRAM.mxd
 Legend: solid border = confirmed in schematic / dashed border = documented only (no CAD) / red = open conflict (K1.X8) / grey edge = power / blue edge = control/data / black edge = RF/IF/clock