

AEARIS-10 - Signal and data flow (RF / IF / clock / digital)

Drawing ID: SYS-03 Revision: A Date: 2026-10-09 Status: SOURCE-DERIVED; frequencies are firmware-programmed values, not measurements

Source: RADAR_Main_Board.sch (nets traced through passives), Clocks_Freq_Synth_board.sch, RF_PA.sch; main:pcr190 (IF freq 120 MHz), main:pcr933-1072 (AD9523: VCXO 100 MHz, PLL2 3.6 GHz, channel dividers), adf4382a_manager.h32-34 (REF 300 MHz, TX 10.5 GHz, RX 10.38 GHz); radar_system_top.(ports, clk_100m, clk_120m_dac); docs/SYSTEM/BLOCK_DIAGRAM_net section 3

Legend: solid = confirmed | dashed = unverified | dotted red = missing specification / no hardware | black = RF/RF | green = clock | blue = digital data/control | grey = node is off-board/cad

