

ERIS-10 - Hardware interconnection diagram (inter-board connectors and cables)
Drawing ID: SYS-02 Revision: A Date: 2026-10-09 Status: SOURCE-DERIVED; cables themselves are not in any CAD file (lengths, gauge, coax type UNKNOWN)
Source: RADAR_Main_Board.sch (X", J", JP", SV1 nets), PowerBoard.sch (X1, X35, SV1), Clocks_Freq_Synth_board.sch/brd (J1, J13, JP1, JP2, X10, X15 + silkscreen), RF_PA.sch/brd (J1, J2, X2, X3, '22V"), main.h (STM32 pins), docs/SYSTEM/BLOCK_DIAGRAM.md section 2
Legend: solid = both ends in CAD | dashed = one end off-board (no CAD) | red = conflict / missing hardware | cable IDs CBL-xx are PROPOSED (see interconnection_table.md)