

# TFE4171 Exercise 4 Report

Morten Paulsen  
Magnus Ramsfjell

March 28, 2020

## 1 Lab 1 - Formal verification of readserial

### 1.1 State Transition Graph

The **readserial** controller has two states: **IDLE** and **READDATA**. It transitions according to the graph in Figure 1.




Figure 1: State transition graph for the **readserial** controller

### 1.2 reset\_sequence

```
23 sequence reset_sequence;
24     !reset_n;
25 endsequence;
26
27 property reset;
28     reset_sequence ==>
29
30     t ##0 state_s == IDLE and
31     t ##0 !valid;
32 endproperty;
33
34 a_reset: assert property (@(posedge clk) reset);
```

Listing 1: Implementation of the **reset** property

### 1.3 stay\_in\_idle

```
36 sequence idle_sequence;
37     rxd and state_s == IDLE;
38 endsequence;
39
40 property stay_in_idle;
41     t ##0 idle_sequence
42
43     implies
44
45     t ##1 state_s == IDLE;
46 endproperty;
47
48 a_stay_in_idle: assert property (@(posedge clk) stay_in_idle);
```

Listing 2: Implementation of the **stay\_in\_idle** property

## 1.4 read\_byte

```
48 sequence start_sequence;
49     !rxd and state_s == IDLE;
50 endsequence;
51
52 property read_byte;
53     logic [7:0] tmp;
54
55     t ##0 start_sequence and
56     t ##8 set_freeze(tmp,
57         {
58             $past(rxd, 7),
59             $past(rxd, 6),
60             $past(rxd, 5),
61             $past(rxd, 4),
62             $past(rxd, 3),
63             $past(rxd, 2),
64             $past(rxd, 1),
65             rxd
66         })
67
68     implies
69
70     t ##1 (state_s == READDATA and !valid) and
71     t ##2 (state_s == READDATA and !valid) and
72     t ##3 (state_s == READDATA and !valid) and
73     t ##4 (state_s == READDATA and !valid) and
74     t ##5 (state_s == READDATA and !valid) and
75     t ##6 (state_s == READDATA and !valid) and
76     t ##7 (state_s == READDATA and !valid) and
77     t ##8 (state_s == READDATA and !valid) and
78     t ##9 data == tmp and
79     t ##9 valid and
80     t ##9 state_s == IDLE;
81 endproperty;
82
83 a_read_byte: assert property (@(posedge clk) disable iff (!reset_n) read_byte);
```

Listing 3: Implementation of the `read_byte` property

## 1.5 read\_byte, basic IPC solver

```
48 sequence start_sequence;
49     !rxd and state_s == IDLE;
50 endsequence;
51
52 sequence in_idle_counter_is_0;
53     state_s == IDLE and cnt_s == 0;
54 endsequence;
55
56 sequence in_idle_counter_not_enabled;
57     state_s == IDLE and !cnt_en;
58 endsequence;
59
60 property read_byte;
61     logic [7:0] tmp;
62
63     t ##0 start_sequence and
64     t ##0 in_idle_counter_is_0 and
65     t ##0 in_idle_counter_not_enabled and
66     t ##8 set_freeze(tmp,
67         {
68             $past(rxd, 7),
69             $past(rxd, 6),
70             $past(rxd, 5),
71             $past(rxd, 4),
72             $past(rxd, 3),
73             $past(rxd, 2),
74             $past(rxd, 1),
75             rxd
76         })
77
78     implies
79
80     t ##1 (state_s == READDATA and !valid) and
81     t ##2 (state_s == READDATA and !valid) and
82     t ##3 (state_s == READDATA and !valid) and
83     t ##4 (state_s == READDATA and !valid) and
84     t ##5 (state_s == READDATA and !valid) and
85     t ##6 (state_s == READDATA and !valid) and
86     t ##7 (state_s == READDATA and !valid) and
87     t ##8 (state_s == READDATA and !valid) and
88     t ##9 data == tmp and
89     t ##9 valid and
90     t ##9 state_s == IDLE;
91 endproperty;
92
93 a_read_byte: assert property (@(posedge clk) disable iff (!reset_n) read_byte);
```

Listing 4: Implementation of the updated **read\_byte** property

The sequence `in_idle_counter_is_0` is added to prevent OneSpin from assuming that `cnt_s` can be any value, and not only 0. The counterexample is shown in Fig. 2

The sequence `in_idle_counter_not_enabled` is added to prevent OneSpin from assuming that `cnt_en` can be enabled when `state_s` is `IDLE`. The counterexample is shown in Fig. 3.




Figure 2: Counterexample before adding `in_idle_counter_is_0`.




Figure 3: Counterexample before adding `in_idle_counter_not_enabled`.

## 1.6 read\_byte, inductive proof for in\_idle\_counter\_not\_enabled

### 1.6.1 in\_idle\_counter\_not\_enabled\_\_step

```
93 property in_idle_counter_not_enabled__step;
94     t ##0 (in_idle_counter_not_enabled and rxd)
95
96     implies
97
98     t ##1 in_idle_counter_not_enabled;
99 endproperty;
100
101 a_in_idle_counter_not_enabled__step: assert property (@(posedge clk) disable iff (!reset_n) in_idle_counter_not_enabled__step);
```

Listing 5: Step proof for in\_idle\_counter\_not\_enabled.

### 1.6.2 in\_idle\_counter\_not\_enabled\_\_base

```
101 property in_idle_counter_not_enabled__base;
102     t ##0 reset_sequence
103
104     implies
105
106     t ##1 in_idle_counter_not_enabled;
107 endproperty;
108
109 a_in_idle_counter_not_enabled__base: assert property (@(posedge clk) in_idle_counter_not_enabled__base);
```

Listing 6: Base proof for in\_idle\_counter\_not\_enabled.

## 1.7 read\_byte, inductive proof for in\_idle\_counter\_is\_0

### 1.7.1 in\_idle\_counter\_is\_0, first attempt

```
109 property in_idle_counter_is_0__step;
110     t ##0 (in_idle_counter_is_0 and rxd)
111
112     implies
113
114     t ##1 in_idle_counter_is_0;
115 endproperty;
116
117 a_in_idle_counter_is_0__step: assert property (@(posedge clk) disable iff (!reset_n) in_idle_counter_is_0__step);
```

Listing 7: Step proof for in\_idle\_counter\_is\_0.

```

117 property in_idle_counter_is_0__base;
118     t ##0 reset_sequence
119
120     implies
121
122     t ##1 in_idle_counter_is_0;
123 endproperty;
124
125 a_in_idle_counter_is_0__base: assert property (@(posedge clk) in_idle_counter_is_0__base);

```

Listing 8: Base proof for `in_idle_counter_is_0`.

The counterexample given by OneSpin when we used the single-step inductive proof is shown in Fig. 4.




Figure 4: Counterexample for the inductive proof for `in_idle_counter_is_0__step`.

The counterexample shows an example where `cnt_s` is incremented when `state_s == IDLE`. This happens since the assumption is only based on one clock cycle and there is not made any assumption that `cnt_s` is to be stable between cycles. This can be prevented by introducing an extra step in the assumption, if we assume that the sequence holds in two cycles (`##0` and `##1`) it must also hold in cycle `##2`, as the only way to find a counterexample to the implication is to break the assumption.

For this counterexample specifically, the `in_idle_counter_is_0` sequence holds for the first cycle (`t ##0`), but fails at the next cycle because `cnt_s` has increased. This counterexample is found by having the internal signal `cnt_en` set high—which has not been proved to be unreachable in this property—which started the counter. The counter then increments to 1 at `t ##1`, causing the property to fail. Solving this requires either appending `and !cnt_en` to the `in_idle_counter_is_0` sequence (which somewhat defeats the purpose of the `in_idle_counter_not_enabled`), adding the `in_idle_counter_not_enabled` sequence to the `in_idle_counter_is_0__step` property assumption, or by assuming that the `in_idle_counter_is_0` sequence holds for two consecutive cycles. The former could be regarded as the "proper" solution, as it implicitly captures the fact that the count signal is not enabled (which it never should have been in this case) by using two cycles where `cnt_s` did not change.

### 1.7.2 `in_idle_counter_is_0`, second attempt

```

109 property in_idle_counter_is_0__step;
110     t ##0 (in_idle_counter_is_0 and rxd) and
111     t ##1 (in_idle_counter_is_0 and rxd)
112
113     implies
114
115     t ##2 in_idle_counter_is_0;
116 endproperty;
117
118 a_in_idle_counter_is_0__step: assert property (@(posedge clk) disable iff (!reset_n) in_idle_counter_is_0__step);

```

Listing 9: Step proof for `in_idle_counter_is_0`.

```

118 property in_idle_counter_is_0__base;
119     t ##0 reset_sequence and
120     t ##1 rxd
121
122     implies
123
124     t ##1 in_idle_counter_is_0 and
125     t ##2 in_idle_counter_is_0;
126 endproperty;
127
128 a_in_idle_counter_is_0__base: assert property (@(posedge clk) in_idle_counter_is_0__base);

```

Listing 10: Base proof for in\_idle\_counter\_is\_0.

To prove the properties we need to have  $n=2$  as this ensures that `cnt_s` is kept at 0. `cnt_s` has no change between `t ##0` and `t ##1` nor `t ##1` and `t ##2`. This was not taken consideration in the first attempt.

## 2 Lab 2 - Completeness checking of readserial

```

1 // @lang=svi @ts=2
2
3 completeness readserial;
4 disable iff: (!reset_n);
5 inputs: reset_n, rxd;
6
7 determination_requirements:
8     determined(valid);
9     if (valid) determined(data); endif;
10
11 reset_property:
12     sva/inst_readserial_properties/ops/a_reset;
13 property_graph:
14     sva/inst_readserial_properties/ops/a_reset -> sva/inst_readserial_properties/ops/a_read_byte;
15     sva/inst_readserial_properties/ops/a_reset -> sva/inst_readserial_properties/ops/a_stay_in_idle;
16     sva/inst_readserial_properties/ops/a_stay_in_idle -> sva/inst_readserial_properties/ops/a_read_byte;
17     sva/inst_readserial_properties/ops/a_stay_in_idle -> sva/inst_readserial_properties/ops/a_stay_in_idle;
18     sva/inst_readserial_properties/ops/a_read_byte -> sva/inst_readserial_properties/ops/a_read_byte;
19     sva/inst_readserial_properties/ops/a_read_byte -> sva/inst_readserial_properties/ops/a_stay_in_idle;
20 end completeness;

```

Listing 11: The modified completeness.gfv

In Listing 11 we added the following pairs of operation property and direct successor operation property:

```

sva/inst_readserial_properties/ops/a_reset -> sva/inst_readserial_properties/ops/a_stay_in_idle;
sva/inst_readserial_properties/ops/a_stay_in_idle -> sva/inst_readserial_properties/ops/a_read_byte;
sva/inst_readserial_properties/ops/a_stay_in_idle -> sva/inst_readserial_properties/ops/a_stay_in_idle;
sva/inst_readserial_properties/ops/a_read_byte -> sva/inst_readserial_properties/ops/a_stay_in_idle;

```

These pairs makes the set of possible property transitions complete.

We also had to make some modifications to the properties themselves for the end point of a operation property to align with the start point of the direct successor operation property. The modifications was to make sure that the signals `valid`, `state_s`, `cnt_en` and `cnt_s` was explicitly set both at the beginning and at the end of the properties `a_stay_in_idle` and `read_byte`. The modifications are not shown here, but can be found in the appended file `readserial.tda`.