

TFE4171 Exercise 3 Report

Morten Paulsen
Magnus Ramsfjell

March 12, 2020

1 D flip-flop

The folder contains the following files

- dff.vhd - Implementation of a D flip-flop
- dff.sva - Verification file for the D flip-flop

1.1 Verifying the D flip-flop

The assertion file contains two assertions connected to the behaviour of the DFF:

- a_behavior1
- a_behavior2

After checking them we found that a_behavior1 worked as intended, but a_behavior2 did not. By analyzing the counterexample we found out that the bug was that a_behavior2 checks the value of d_i two clock cycles earlier (`$past(d_i, 2)`) instead of after one clock cycle as the specifications are.

To fix the bug the following code was changed:

```
15 property p_behavior2;  
16     q_o == $past(d_i, 2);  
17 endproperty
```

Listing 1: Before change.

```
15 property p_behavior2;  
16     q_o == $past(d_i, 1);  
17 endproperty
```

Listing 2: After change.

2 JK flip-flop

The folder contains the following files

- jkff.vhd - Implementation of a JK flip-flop
- jkff.sva - Verification file for the JK flip-flop

2.1 Verifying the JK flip-flop

To verify the JK flip-flop we implemented four sequences to represent the four states the JK flip-flop can have - `seq_j`, `seq_k`, `seq_jk` and `seq_jk_n`. And to verify its functionality we implemented four properties - `p_j`, `p_k`, `p_jk` and `p_jk_n` - and asserted them by checking them on every positive clockedge of `clk`.

```

10 sequence seq_j;
11     j_i ##0 !j_k;
12 endsequence
13
14 sequence seq_k;
15     !j_i ##0 j_k;
16 endsequence
17
18 sequence seq_jk;
19     j_i ##0 j_k;
20 endsequence
21
22 sequence seq_jk_n;
23     !j_i ##0 !j_k;
24 endsequence

```

Listing 3: The implemented sequences.

```

28 property p_j;
29     seq_j | => q_o;
30 endproperty
31
32 property p_k;
33     seq_k | => !q_o;
34 endproperty
35
36 property p_jk;
37     seq_jk | => q_o == !$past(q_o);
38 endproperty
39
40 property p_jk_n;
41     seq_jk_n | => $stable(q_o);
42 endproperty
43
44 // Make assertions on properties to be checked
45 a_only_j: assert property (@(posedge clk) p_j);
46 a_only_k: assert property (@(posedge clk) p_k);
47 a_both_jk: assert property (@(posedge clk) p_jk);
48 a_none_jk: assert property (@(posedge clk) p_jk_n);

```

Listing 4: The implemented properties and their assertions.

3 ATM - Asynchronous Transfer Mode

The folder contains the follow files

- atm.vhd - Implementation of an ATM
- atm.sva - Verification file for the ATM

3.1 Verifying the ATM

To verify each of the specifications listed below, we six sequences and five properties as shown in Listing 5 and Listing 6.

1. A cell is never corrected and dismissed at the same time.
2. An error-free cell is neither corrected or dismissed.
3. All cells with multiple-bit errors are dismissed.
4. A first erroneous cell coming in is corrected if the error is a single-bit error and not a multiple-bit error.
5. A second erroneous cell is always dismissed.

The assertions are similar to the ones in Listing 4.

In the last two properties (`p_correct_first` and `p_dismiss_second`) we use the keyword `implies` instead of `| ->` or `| =>`, the difference between their functionality is that `implies` uses the same starting point in the consequent as in the antecedent while `| ->` and `| =>` continues where the antecedent stopped.

For the last specification (A second erroneous cell is always dismissed.) we had to modify the implementation of the ATM. Before the modification the `dismiss_o` signal did not take it into consideration the state of the ATM which it had to do to know whether or not it was the second erroneous cell in a row.

```

23 dismiss_o <= error_i and multiple_i;

```

Listing 7: Before change.

```

23 dismiss_o <= (error_i and multiple_i) or (state_s and error_i);

```

Listing 8: After change.

```

12 sequence seq_not_correct_and_dismiss;
13     !correct_o ##0 !dismiss_o;
14 endsequence
15
16 sequence seq_correct_and_dismiss;
17     correct_o ##0 dismiss_o;
18 endsequence
19
20 sequence seq_error_free;
21     !error_i ##0 !multiple_i;
22 endsequence
23
24 sequence seq_multiple;
25     error_i ##0 multiple_i;
26 endsequence
27
28 sequence seq_first_error;
29     !error_i ##1 error_i;
30 endsequence
31
32 sequence seq_second_error;
33     error_i ##1 error_i;
34 endsequence

```

Listing 5: The implemented sequences.

```

37 property p_not_both;
38     not seq_correct_and_dismiss;
39 endproperty
40
41 property p_error_free;
42     seq_error_free |-> seq_not_correct_and_dismiss;
43 endproperty
44
45 property p_dismiss_mult;
46     seq_multiple |-> dismiss_o;
47 endproperty
48
49 property p_correct_first;
50     (seq_first_error ##0 !multiple_i) implies ##1 correct_o;
51 endproperty
52
53 property p_dismiss_second;
54     (seq_second_error implies ##1 dismiss_o;
55 endproperty

```

Listing 6: The implemented properties.

4 Busarbiter

The folder contains the follow files

- busarbiter-package.vhd - Type definitions and constants
- busarbiter.vhd - Implementation of a busarbiter
- bus-system.vhd - Interconnects between the arbiter and its masters and slave
- busmaster.vhd - Implementation of a simple busmaster
- busslave.vhd - Implementation of a simple busslave
- busarbiter.sva - Verification file for the busarbiter

4.1 p_reset

When the busarbiter is reset it should be ready to accept new requests from the masters and it should not be granting any masters access to the bus, so `state_s == READY` and `bus_grant == NO_GRANT`.

```

23 property p_reset;
24     reset |-> bus_grant == NO_GRANT ##0 state_s == READY;
25 endproperty

```

Listing 9: The implementation of the property p_reset.

4.2 p_at_most_one_grant

```
27 property p_at_most_one_grant;  
28     $onehot0(bus_grant);  
29 endproperty
```

Listing 10: The implementation of the property p_at_most_one_grant.

4.3 p_grant_stable

```
31 property p_grant_stable;  
32     ($rose(bus_grant[0]) || $rose(bus_grant[1]) || $rose(bus_grant[2])) | => $stable(bus_grant) [*0:$] ##0 bus_ack;  
33 endproperty
```

Listing 11: The implementation of the property p_grant_stable.

4.4 p_arbitration_master

```
35 property p_arbitration_master0;  
36     bus_req[0] ##0 state_s == READY | => bus_grant[0];  
37 endproperty
```

Listing 12: The implementation of the property p_arbitration_master0.

```
39 property p_arbitration_master1;  
40     bus_req[1:0] == 2'b10 ##0 state_s == READY | => bus_grant[1];  
41 endproperty
```

Listing 13: The implementation of the property p_arbitration_master1.

```
43 property p_arbitration_master2;  
44     bus_req[2:0] == 3'b100 ##0 state_s == READY | => bus_grant[2];  
45 endproperty
```

Listing 14: The implementation of the property p_arbitration_master2.

4.5 p_grant_master

```
47 property p_grant_master1;  
48     $rose(bus_grant[1]) implies $past(bus_req[1:0]) == 2'b10;  
49 endproperty
```

Listing 15: The implementation of the property p_grant_master1.

```
51 property p_grant_master2;  
52     $rose(bus_grant[2]) implies $past(bus_req[2:0]) == 3'b100;  
53 endproperty
```

Listing 16: The implementation of the property p_grant_master2.

5 Processor

The folder contains the following files

- proc-package.vhd - Type definitions, constants and helper functions
- proc.vhd - Entity declaration of the processor module
- proc-seq.vhd - Architecture of the processor module
- proc.tda - Verification file for the processor

This part of the exercise uses TiDAL as a framework for creating sequences in a easy-to-read format as the sequences are quite complex.

5.1 ADD_IMM, OR_IMM, ADD_REG & OR_REG

Since all of the processor instructions ADD_IMM, OR_IMM, ADD_REG and OR_REG uses all five execution phases we wanted to freeze the input in phase 0 (Instruction Fetch) and check that the functionality was correct in the next cycles. We checked that it iterated through all the phases and that the contents of register RD was correct in the cycle after Write-Back phase.

```
49  property p_or_imm;
50      logic [2:0] rs1;
51      logic [2:0] rd;
52      logic [7:0] imm_ext;
53      logic [7:0] contents_rs1;
54      logic [7:0] contents_rd;
55
56      t ##0 set_freeze(rs1, instrIn[11:9]) and
57      t ##0 set_freeze(rd, instrIn[8:6]) and
58      t ##0 set_freeze(imm_ext, {instrIn[5], instrIn[5], instrIn[5:0]}) and
59      t ##0 set_freeze(contents_rs1, REG_FILE[rs1]) and
60      t ##0 set_freeze(contents_rd, (rd==3'b000)? (REG_FILE[rd]) : (rs1==3'b000)? imm_ext : (contents_rs1 | imm_ext)) and
61
62      t ##0 CONTROL_STATE == c_IF and
63      t ##0 instrIn[15:12] == c_OR_IMM
64
65      implies
66
67      t ##1 CONTROL_STATE == c_ID and
68      t ##2 CONTROL_STATE == c_EX and
69      t ##3 CONTROL_STATE == c_MEM and
70      t ##4 CONTROL_STATE == c_WB and
71      t ##5 REG_FILE[rd] == contents_rd;
72  endproperty
```

Listing 17: The implementation of the property p_or_imm.

```

74  property p_add_imm;
75      logic [2:0] rs1;
76      logic [2:0] rd;
77      logic [7:0] imm_ext;
78      logic [7:0] contents_rs1;
79      logic [7:0] contents_rd;
80
81      t ##0 set_freeze(rs1, instrIn[11:9]) and
82      t ##0 set_freeze(rd, instrIn[8:6]) and
83      t ##0 set_freeze(imm_ext, {instrIn[5], instrIn[5], instrIn[5:0]}) and
84      t ##0 set_freeze(contents_rs1, REG_FILE[rs1]) and
85      t ##0 set_freeze(contents_rd, (rd==3'b000)? (REG_FILE[rd]) : (rs1==3'b000)? imm_ext : (contents_rs1 + imm_ext)) and
86
87      t ##0 CONTROL_STATE == c_IF and
88      t ##0 instrIn[15:12] == c_ADD_IMM
89
90      implies
91
92      t ##1 CONTROL_STATE == c_ID and
93      t ##2 CONTROL_STATE == c_EX and
94      t ##3 CONTROL_STATE == c_MEM and
95      t ##4 CONTROL_STATE == c_WB and
96      t ##5 REG_FILE[rd] == contents_rd;
97  endproperty

```

Listing 18: The implementation of the property p-add_imm.

```

99  property p_or_reg;
100     logic [2:0] rs1;
101     logic [2:0] rs2;
102     logic [2:0] rd;
103     logic [7:0] contents_rs1;
104     logic [7:0] contents_rs2;
105     logic [7:0] contents_rd;
106
107     t ##0 set_freeze(rs1, instrIn[11:9]) and
108     t ##0 set_freeze(rs2, instrIn[8:6]) and
109     t ##0 set_freeze(rd, instrIn[5:3]) and
110     t ##0 set_freeze(contents_rs1, (rs1==3'b000)? (8'b00000000) : (REG_FILE[rs1])) and
111     t ##0 set_freeze(contents_rs2, (rs2==3'b000)? (8'b00000000) : (REG_FILE[rs2])) and
112     t ##0 set_freeze(contents_rd, (rd==3'b000)? (REG_FILE[rd]) : (contents_rs1 | contents_rs2)) and
113
114     t ##0 CONTROL_STATE == c_IF and
115     t ##0 instrIn[15:12] == c_ALU_REG and
116     t ##0 instrIn[2:0] == c_OR
117
118     implies
119
120     t ##1 CONTROL_STATE == c_ID and
121     t ##2 CONTROL_STATE == c_EX and
122     t ##3 CONTROL_STATE == c_MEM and
123     t ##4 CONTROL_STATE == c_WB and
124     t ##5 REG_FILE[rd] == contents_rd;
125  endproperty

```

Listing 19: The implementation of the property p-or_reg.

```

127 property p_add_reg;
128     logic [2:0] rs1;
129     logic [2:0] rs2;
130     logic [2:0] rd;
131     logic [7:0] contents_rs1;
132     logic [7:0] contents_rs2;
133     logic [7:0] contents_rd;
134
135     t ##0 set_freeze(rs1, instrIn[11:9]) and
136     t ##0 set_freeze(rs2, instrIn[8:6]) and
137     t ##0 set_freeze(rd, instrIn[5:3]) and
138     t ##0 set_freeze(contents_rs1, (rs1==3'b000)? (8'b00000000) : (REG_FILE[rs1])) and
139     t ##0 set_freeze(contents_rs2, (rs2==3'b000)? (8'b00000000) : (REG_FILE[rs2])) and
140     t ##0 set_freeze(contents_rd, (rd==3'b000)? (REG_FILE[rd]) : (contents_rs1 + contents_rs2)) and
141
142     t ##0 CONTROL_STATE == c_IF and
143     t ##0 instrIn[15:12] == c_ALU_REG and
144     t ##0 instrIn[2:0] == c_ADD
145
146     implies
147
148     t ##1 CONTROL_STATE == c_ID and
149     t ##2 CONTROL_STATE == c_EX and
150     t ##3 CONTROL_STATE == c_MEM and
151     t ##4 CONTROL_STATE == c_WB and
152     t ##5 REG_FILE[rd] == contents_rd;
153 endproperty

```

Listing 20: The implementation of the property p_add_reg.

5.2 LOAD & STORE

For the LOAD and STORE instructions we want to assert that the inputted instruction is executed correctly by checking that `writeEnable` is kept deasserted for LOAD and is asserted only in memory phase for STORE. For the LOAD instruction we check that value of RD in the cycle after the Write-Back phase is the same as `dataIn` in the memory phase. Instead of checking the incoming address we check that the outgoing data and address is correct in the memory phase in STORE.

```

155 property p_load;
156     logic [2:0] rs1;
157     logic [2:0] rd;
158     logic [7:0] contents_rs1;
159     logic [7:0] contents_rd;
160     logic [7:0] imm_ext;
161     logic [7:0] addr;
162     logic [7:0] din;
163
164     t ##0 set_freeze(rs1, instrIn[11:9]) and
165     t ##0 set_freeze(rd, instrIn[8:6]) and
166     t ##0 set_freeze(imm_ext, {instrIn[5], instrIn[5], instrIn[5:0]}) and
167     t ##0 set_freeze(contents_rs1, (rs1==3'b000)? (8'b00000000) : (REG_FILE[rs1])) and
168     t ##0 set_freeze(addr, contents_rs1 + imm_ext) and
169
170     t ##0 CONTROL_STATE == c_IF and
171     t ##0 instrIn[15:12] == c_LOAD and
172
173     t ##3 set_freeze(contents_rd, (rd==3'b000)? (REG_FILE[rd]) : (dataIn))
174
175     implies
176
177     t ##0 writeEnable == 1'b0 and
178     t ##1 CONTROL_STATE == c_ID and
179     t ##1 writeEnable == 1'b0 and
180     t ##2 CONTROL_STATE == c_EX and
181     t ##2 writeEnable == 1'b0 and
182     t ##3 CONTROL_STATE == c_MEM and
183     t ##3 writeEnable == 1'b0 and
184     t ##3 dataAddr == addr and
185     t ##4 CONTROL_STATE == c_WB and
186     t ##4 writeEnable == 1'b0 and
187     t ##5 REG_FILE[rd] == contents_rd;
188 endproperty

```

Listing 21: The implementation of the property p_load.


```

190 property p_store;
191     logic [2:0] rs1;
192     logic [2:0] rs2;
193     logic [7:0] contents_rs1;
194     logic [7:0] contents_rs2;
195     logic [7:0] imm_ext;
196     logic [7:0] addr;
197     logic [7:0] din;
198
199     t ##0 set_freeze(rs1, instrIn[11:9]) and
200     t ##0 set_freeze(rs2, instrIn[8:6]) and
201     t ##0 set_freeze(imm_ext, {instrIn[5], instrIn[5], instrIn[5:0]}) and
202     t ##0 set_freeze(contents_rs1, (rs1==3'b000)? (8'b000000000) : (REG_FILE[rs1])) and
203     t ##0 set_freeze(contents_rs2, (rs2==3'b000)? (8'b000000000) : (REG_FILE[rs2])) and
204     t ##0 set_freeze(addr, contents_rs1 + imm_ext) and
205
206     t ##0 CONTROL_STATE == c_IF and
207     t ##0 instrIn[15:12] == c_STORE
208
209     implies
210
211     t ##0 writeEnable == 1'b0 and
212     t ##1 CONTROL_STATE == c_ID and
213     t ##1 writeEnable == 1'b0 and
214     t ##2 CONTROL_STATE == c_EX and
215     t ##2 writeEnable == 1'b0 and
216     t ##3 CONTROL_STATE == c_MEM and
217     t ##3 writeEnable == 1'b1 and
218     t ##3 dataOut == contents_rs2 and
219     t ##3 dataAddr == addr and
220     t ##4 CONTROL_STATE == c_WB and
221     t ##4 writeEnable == 1'b0;
222 endproperty

```

Listing 22: The implementation of the property p_store.

5.3 JUMP & BRANCH

The instructions **BRANCH** and **JUMP** are relatively similar in the fact that they both only execute the Instruction Fetch and Instruction Decode phases and that they modify the PC (`instrAddr`). The difference between them is that where **JUMP** always modifies the PC, **BRANCH** only modifies the PC when the contents of the register in the instruction is zero.

We use `instrAddr == instrAddr + 16'd2` instead of `instrAddr == instrAddr + 2` because 2 is a 32bit value and 16'd2 is 16bit so that both addends have the same size.

```

224 property p_jump;
225     logic [15:0] offset;
226     logic [15:0] prev_pc;
227
228     t ##0 set_freeze(offset, {{4{instrIn[11]}}}, instrIn[11:0])) and
229     t ##0 set_freeze(prev_pc, instrAddr) and
230
231     t ##0 CONTROL_STATE == c_IF and
232     t ##0 instrIn[15:12] == c_JUMP
233
234     implies
235
236     t ##1 CONTROL_STATE == c_ID and
237     t ##2 CONTROL_STATE == c_IF and
238     t ##2 instrAddr == prev_pc + offset + 16'd2;
239 endproperty

```

Listing 23: The implementation of the property p_jump.

```

241 property p_branch;
242     logic [15:0] offset;
243     logic [15:0] new_pc;
244     logic [2:0] rs1;
245     logic [7:0] contents_rs1;
246
247     t ##0 set_freeze(rs1, instrIn[11:9]) and
248     t ##0 set_freeze(contents_rs1, (rs1==3'b000)? (8'b00000000) : (REG_FILE[rs1])) and
249     t ##0 set_freeze(offset, {{7{instrIn[8]}}}, instrIn[8:0])) and
250     t ##0 set_freeze(new_pc, (contents_rs1==8'b00000000)? (instrAddr + offset + 16'd2) : (instrAddr + 16'd2)) and
251
252     t ##0 CONTROL_STATE == c_IF and
253     t ##0 instrIn[15:12] == c_BRANCH
254
255     implies
256
257     t ##1 CONTROL_STATE == c_ID and
258     t ##2 CONTROL_STATE == c_IF and
259     t ##2 instrAddr == new_pc;
260 endproperty

```

Listing 24: The implementation of the property p_branch.