TFE4171 Exercise 3 Report

Morten Paulsen Magnus Ramsfjell

March 12, 2020

1 D flip-flop

The folder contains the following files

- dff.vhd Implementation of a D flip-flop
- dff.sva Verification file for the D flip-flop

1.1 Verifying the D flip-flop

The assertion file contains two assertions connected to the behaviour of the DFF:

- a_behavior1
- a_behavior2

After checking them we found that a_behavor1 worked as intented, but a_behavior2 did not. By analyzing the counterexample we found out that the bug was that a_behavior2 checks the value of d_i two clock cycles earlier (\$past(d_i, 2)) instead of after one clock cycle as the specifications are.

To fix the bug the following code was changed:

Listing 1: Before change.

Listing 2: After change.

2 JK flip-flop

The folder contains the following files

- jkff.vhd Implementation of a JK flip-flop
- jkff.sva Verification file for the JK flip-flop

2.1 Verifying the JK flip-flop

To verify the JK flip-flop we implemented four sequences to represent the four states the JK flip-flop can have - seq_j, seq_k, seq_jk and seq_jk_n. And to verify its functionality we implemented four properties - p_j, p_k, p_jk and p_jk_n - and asserted them by checking them on every positive clockedge of clk.

```
seq_j |=> q_o;
                                                                     29
                                                                          endproperty
                                                                     30
                                                                     31
                                                                          property p_k;
                                                                     32
                                                                              seq_k |=> !q_o;
                                                                     33
                                                                     34
                                                                          endproperty
10
    sequence seq_j;
                                                                     35
         j_i ##0 !j_k;
11
                                                                     36
                                                                          property p_jk;
    endsequence
12
                                                                              seq_jk |=> q_o == !$past(q_o);
13
                                                                          endproperty
                                                                     38
     sequence seq_k;
14
                                                                     39
         !j_i ##0 j_k;
15
                                                                          property p_jk_n;
                                                                     40
    endsequence
16
                                                                              seq_jk_n |=> $stable(q_o);
                                                                     41
17
                                                                          endproperty
                                                                     42
    sequence seq_jk;
18
                                                                     43
         j_i ##0 j_k;
19
                                                                          // Make assertions on properties to be checked
                                                                     44
    endsequence
20
                                                                          a_only_j: assert property (@(posedge clk) p_j);
                                                                     45
21
                                                                          a_only_k: assert property (@(posedge clk) p_k);
                                                                     46
    sequence seq_jk_n;
                                                                          a_both_jk: assert property (@(posedge clk) p_jk);
22
         !j_i ##0 !j_k;
23
                                                                          a_none_jk: assert property (@(posedge clk) p_jk_n);
    endsequence
```

Listing 3: The implemented sequences.

Listing 4: The implemented properties and their assertions.

3 ATM - Asynchronous Transfer Mode

The folder contains the follow files

- atm.vhd Implementation of an ATM
- atm.sva Verification file for the ATM

3.1 Verifying the ATM

To verify each of the specifications listed below, we six sequences and five properties as shown in Listing 5 and Listing 6.

property p_j;

28

- 1. A cell is never corrected and dismissed at the same time.
- 2. An error-free cell is neither corrected or dismissed.
- 3. All cells with multiple-bit errors are dismissed.
- 4. A first erroneous cell coming in is corrected if the error is a single-bit error and not a multiple-bit error.
- 5. A second erroneous cell is always dismissed.

The assertions are similar to the ones in Listing 4.

In the last two properties (p_correct_first and p_dismiss_second) we use the keyword implies instead of |-> or |=>, the difference between their functionality is that implies uses the same starting point in the consequent as in the antecedent while |-> and |=> continues where the antecedent stopped.

For the last specification (A second erroneous cell is always dismissed.) we had to modify the implementation of the ATM. Before the modification the dismiss_o signal did not take it into consideration the state of the ATM which it had to do to know wether or not it was the second erroneous cell in a row.

```
23 dismiss_o <= error_i and multiple_i; 23 dismiss_o <= (error_i and multiple_i) or (state_s and error_i);
```

Listing 7: Before change.

Listing 8: After change.

```
sequence seq_not_correct_and_dismiss;
12
             !correct_o ##0 !dismiss_o;
13
     endsequence
14
15
    sequence seq_correct_and_dismiss;
                                                                          property p_not_both;
16
                                                                     37
             correct_o ##0 dismiss_o;
                                                                              not seq_correct_and_dismiss;
17
                                                                     38
     endsequence
18
                                                                     39
19
                                                                     40
                                                                          property p_error_free;
     sequence seq_error_free;
20
                                                                     41
21
             !error_i ##0 !multiple_i;
                                                                     42
                                                                              seq_error_free |-> seq_not_correct_and_dismiss;
     endsequence
                                                                     43
                                                                          endproperty
22
23
                                                                     44
     sequence seq_multiple;
                                                                          property p_dismiss_mult;
24
                                                                     45
             error_i ##0 multiple_i;
                                                                              seq_multiple |-> dismiss_o;
25
                                                                     46
     endsequence
                                                                          endproperty
26
                                                                     47
27
                                                                     48
     sequence seq_first_error;
                                                                          property p_correct_first;
28
                                                                     49
                                                                              (seq_first_error ##0 !multiple_i) implies ##1 correct_o;
             !error_i ##1 error_i;
29
                                                                     50
30
     endsequence
                                                                     51
                                                                          endproperty
31
                                                                     52
     sequence seq_second_error;
                                                                          property p_dismiss_second;
                                                                     53
32
             error_i ##1 error_i;
                                                                              (seq_second_error implies ##1 dismiss_o;
33
                                                                     54
34
     endsequence
                                                                     55
                                                                          endproperty
```

Listing 5: The implemented sequences.

Listing 6: The implemented properties.

4 Busarbiter

The folder contains the follow files

- busarbiter-package.vhd Type definitions and constants
- busarbiter.vhd Implementation of a busarbiter
- bus-system.vhd Interconnects between the arbiter and its masters and slave
- busmaster.vhd Implementation of a simple busmaster
- busslave.vhd Implementation of a simple busslave
- busarbite.sva Verification file for the busarbiter

4.1 p_reset

When the busarbiter is reset it should be ready to accept new requests from the masters and it should not be granting any masters access to the bus, so state_s == READY and bus_grant == NO_GRANT.

```
23 property p_reset;
24 reset |-> bus_grant == NO_GRANT ##0 state_s == READY;
25 endproperty
```

Listing 9: The implementation of the property p_reset.

4.2 p_at_most_one_grant

```
27 property p_at_most_one_grant;
28 $onehotO(bus_grant);
29 endproperty
```

Listing 10: The implementation of the property p_at_most_one_grant.

4.3 p_grant_stable

```
property p_grant_stable;

($rose(bus_grant[0]) || $rose(bus_grant[1]) || $rose(bus_grant[2])) |=> $stable(bus_grant) [*0:$] ##0 bus_ack;

endproperty
```

Listing 11: The implementation of the property p_grant_stable.

4.4 p_arbitration_master

```
property p_arbitration_master0;
        bus_req[0] ##0 state_s == READY |=> bus_grant[0];
36
    endproperty
         Listing 12: The implementation of the property p_arbitration_master0.
    property p_arbitration_master1;
39
        bus_req[1:0] == 2'b10 ##0 state_s == READY |=> bus_grant[1];
40
    endproperty
41
         Listing 13: The implementation of the property p_arbitration_master1.
    property p_arbitration_master2;
        bus_req[2:0] == 3'b100 ##0 state_s == READY |=> bus_grant[2];
44
    endproperty
45
```

Listing 14: The implementation of the property p_arbitration_master2.

4.5 p_grant_master

```
property p_grant_master1;
strose(bus_grant[1]) implies $past(bus_req[1:0]) == 2'b10;
endproperty

Listing 15: The implementation of the property p_grant_master1.

property p_grant_master2;
strose(bus_grant[2]) implies $past(bus_req[2:0]) == 3'b100;
endproperty
```

Listing 16: The implementation of the property p_grant_master2.

5 Processor

The folder contains the following files

- proc-package.vhd Type definitions, constants and helper functions
- proc.vhd Entity declaration of the processor module
- proc-seq.vhd Architecture of the processor module
- proc.tda Verification file for the processor

This part of the exercise uses TiDAL as a framework for creating sequences in a easy-to-read format as the sequences are quite complex.

5.1 ADD_IMM, OR_IMM, ADD_REG & OR_REG

Since all of the processor instructions ADD_IMM, OR_IMM, ADD_REG and OR_REG uses all five execution phases we wanted to freeze the input in phase 0 (Instruction Fetch) and check that the functionality was correct in the next cycles. We checked that it iterated through all the phases and that the contents of register RD was correct in the cycle after Write-Back phase.

```
property p_or_imm;
49
        logic [2:0] rs1;
50
        logic [2:0] rd;
51
        logic [7:0] imm_ext;
52
        logic [7:0] contents_rs1;
53
        logic [7:0] contents_rd;
54
        t ##0 set_freeze(rs1, instrIn[11:9]) and
56
        t ##0 set_freeze(rd, instrIn[8:6]) and
        t ##0 set_freeze(imm_ext, {instrIn[5], instrIn[5], instrIn[5:0]}) and
        t ##0 set_freeze(contents_rs1, REG_FILE[rs1]) and
59
        t ##0 set_freeze(contents_rd, (rd=3'b000)? (REG_FILE[rd]) : (rs1=3'b000)? imm_ext : (contents_rs1 | imm_ext)) and
60
        t ##0 CONTROL_STATE == c_IF and
62
        t ##0 instrIn[15:12] == c_OR_IMM
63
        implies
66
        t ##1 CONTROL_STATE == c_ID and
67
        t ##2 CONTROL_STATE == c_EX and
        t ##3 CONTROL_STATE == c_MEM and
69
        t ##4 CONTROL_STATE == c_WB and
70
        t ##5 REG_FILE[rd] == contents_rd;
71
    endproperty
```

Listing 17: The implementation of the property p_or_imm.

```
property p_add_imm;
74
        logic [2:0] rs1;
75
        logic [2:0] rd;
76
        logic [7:0] imm_ext;
77
        logic [7:0] contents_rs1;
78
        logic [7:0] contents_rd;
79
        t ##0 set_freeze(rs1, instrIn[11:9]) and
81
        t ##0 set_freeze(rd, instrIn[8:6]) and
82
        t ##0 set_freeze(imm_ext, {instrIn[5], instrIn[5], instrIn[5:0]}) and
        t ##0 set_freeze(contents_rs1, REG_FILE[rs1]) and
        t ##0 set_freeze(contents_rd, (rd=3'b000)? (REG_FILE[rd]) : (rs1=3'b000)? imm_ext : (contents_rs1 + imm_ext)) and
85
86
        t ##0 CONTROL_STATE == c_IF and
        t ##0 instrIn[15:12] == c_ADD_IMM
        implies
91
        t ##1 CONTROL_STATE == c_ID and
92
        t ##2 CONTROL_STATE == c_EX and
        t ##3 CONTROL_STATE == c_MEM and
        t ##4 CONTROL_STATE == c_WB and
95
        t ##5 REG_FILE[rd] == contents_rd;
    endproperty
```

Listing 18: The implementation of the property p_add_imm.

```
property p_or_reg;
99
         logic [2:0] rs1;
100
         logic [2:0] rs2;
101
         logic [2:0] rd;
102
         logic [7:0] contents_rs1;
103
         logic [7:0] contents_rs2;
         logic [7:0] contents_rd;
106
         t ##0 set_freeze(rs1, instrIn[11:9]) and
107
108
         t ##0 set_freeze(rs2, instrIn[8:6]) and
         t ##0 set_freeze(rd, instrIn[5:3]) and
109
         t ##0 set_freeze(contents_rs1, (rs1==3'b000)? (8'b00000000) : (REG_FILE[rs1])) and
110
         t ##0 set_freeze(contents_rs2, (rs2==3'b000)? (8'b00000000) : (REG_FILE[rs2])) and
         t ##0 set_freeze(contents_rd, (rd==3'b000)? (REG_FILE[rd]) : (contents_rs1 | contents_rs2)) and
112
113
         t ##0 CONTROL_STATE == c_IF and
114
         t \#0 instrIn[15:12] == c_ALU_REG and
115
         t ##0 instrIn[2:0] == c_OR
116
         implies
119
         t ##1 CONTROL_STATE == c_ID and
120
         t ##2 CONTROL_STATE == c_EX and
121
         t ##3 CONTROL_STATE == c_MEM and
122
         t ##4 CONTROL_STATE == c_WB and
123
124
         t ##5 REG_FILE[rd] == contents_rd;
     endproperty
```

Listing 19: The implementation of the property p_or_reg.

```
property p_add_reg;
127
         logic [2:0] rs1;
128
         logic [2:0] rs2;
         logic [2:0] rd;
130
         logic [7:0] contents_rs1;
131
         logic [7:0] contents_rs2;
132
         logic [7:0] contents_rd;
133
134
         t ##0 set_freeze(rs1, instrIn[11:9]) and
135
         t ##0 set_freeze(rs2, instrIn[8:6]) and
         t ##0 set_freeze(rd, instrIn[5:3]) and
137
         t ##0 set_freeze(contents_rs1, (rs1==3'b000)? (8'b00000000) : (REG_FILE[rs1])) and
138
         t ##0 set_freeze(contents_rs2, (rs2==3'b000)? (8'b00000000) : (REG_FILE[rs2])) and
139
         t ##0 set_freeze(contents_rd, (rd==3'b000)? (REG_FILE[rd]) : (contents_rs1 + contents_rs2)) and
140
141
         t ##0 CONTROL_STATE == c_IF and
142
         t \#0 instrIn[15:12] == c_ALU_REG and
         t ##0 instrIn[2:0] == c_ADD
144
145
146
         implies
147
         t ##1 CONTROL_STATE == c_ID and
148
         t ##2 CONTROL_STATE == c_EX and
         t ##3 CONTROL_STATE == c_MEM and
150
         t ##4 CONTROL_STATE == c_WB and
151
152
         t ##5 REG_FILE[rd] == contents_rd;
153
     endproperty
```

Listing 20: The implementation of the property p_add_reg.

5.2 LOAD & STORE

For the LOAD and STORE instructions we want to assert that the inputted instruction is executed correctly by checking that writeEnable is kept deasserted for LOAD and is asserted only in memory phase for STORE. For the LOAD instruction we check that value of RD in the cycle after the Write-Back phase is the same as dataIn in the memory phase. Instead of checking the incoming address we check that the outgoing data and address is correct in the memory phase in STORE.

```
property p_load;
155
         logic [2:0] rs1;
156
         logic [2:0] rd;
157
         logic [7:0] contents_rs1;
158
         logic [7:0] contents_rd;
159
         logic [7:0] imm_ext;
160
         logic [7:0] addr;
         logic [7:0] din;
162
163
         t ##0 set_freeze(rs1, instrIn[11:9]) and
         t ##0 set_freeze(rd, instrIn[8:6]) and
165
         t ##0 set_freeze(imm_ext, {instrIn[5], instrIn[5], instrIn[5:0]}) and
166
         t ##0 set_freeze(contents_rs1, (rs1==3'b000)? (8'b00000000) : (REG_FILE[rs1])) and
167
         t ##0 set_freeze(addr, contents_rs1 + imm_ext) and
168
169
         t ##0 CONTROL_STATE == c_IF and
170
         t ##0 instrIn[15:12] == c_LOAD and
171
172
         t ##3 set_freeze(contents_rd, (rd==3'b000)? (REG_FILE[rd]) : (dataIn))
173
174
         implies
175
176
         t ##0 writeEnable == 1'b0 and
177
         t ##1 CONTROL_STATE == c_ID and
         t ##1 writeEnable == 1'b0 and
179
180
         t ##2 CONTROL_STATE == c_EX and
         t ##2 writeEnable == 1'b0 and
         t ##3 CONTROL_STATE == c_MEM and
182
         t ##3 writeEnable == 1'b0 and
183
         t ##3 dataAddr == addr and
         t ##4 CONTROL_STATE == c_WB and
185
         t ##4 writeEnable == 1'b0 and
186
         t ##5 REG_FILE[rd] == contents_rd;
187
     endproperty
188
```

Listing 21: The implementation of the property p_load.

```
property p_store;
190
         logic [2:0] rs1;
191
         logic [2:0] rs2;
192
         logic [7:0] contents_rs1;
         logic [7:0] contents_rs2;
194
         logic [7:0] imm_ext;
195
         logic [7:0] addr;
         logic [7:0] din;
197
198
         t ##0 set_freeze(rs1, instrIn[11:9]) and
199
         t ##0 set_freeze(rs2, instrIn[8:6]) and
         t ##0 set_freeze(imm_ext, {instrIn[5], instrIn[5], instrIn[5:0]}) and
201
         t ##0 set_freeze(contents_rs1, (rs1==3'b000)? (8'b00000000) : (REG_FILE[rs1])) and
202
         t ##0 set_freeze(contents_rs2, (rs2==3'b000)? (8'b00000000) : (REG_FILE[rs2])) and
203
         t ##0 set_freeze(addr, contents_rs1 + imm_ext) and
204
205
         t ##0 CONTROL_STATE == c_IF and
         t ##0 instrIn[15:12] == c_STORE
207
208
         implies
209
210
         t ##0 writeEnable == 1'b0 and
211
         t ##1 CONTROL_STATE == c_ID and
212
         t ##1 writeEnable == 1'b0 and
         t ##2 CONTROL_STATE == c_EX and
214
         t ##2 writeEnable == 1'b0 and
215
216
         t ##3 CONTROL_STATE == c_MEM and
217
         t ##3 writeEnable == 1'b1 and
         t ##3 dataOut == contents_rs2 and
218
219
         t ##3 dataAddr == addr and
         t ##4 CONTROL_STATE == c_WB and
         t ##4 writeEnable == 1'b0;
221
     endproperty
222
```

Listing 22: The implementation of the property p_store.

5.3 JUMP & BRANCH

The instructions BRANCH and JUMP are relatively similar in the fact that they both only execute the Instruction Fetch and Instruction Decode phases and that they modify the PC (instrAddr). The difference between them is that where JUMP always modifies the PC, BRANCH only modifies the PC when the contents of the register in the instruction is zero.

We use instrAddr == instrAddr + 16'd2 instead of instrAddr == instrAddr + 2 because 2 is a 32bit value and 16'd2 is 16bit so that both addends have the same size.

```
property p_jump;
224
         logic [15:0] offset;
225
         logic [15:0] prev_pc;
226
227
         t ##0 set_freeze(offset, \{\{4\{instrIn[11]\}\}, instrIn[11:0]\}) and
228
         t ##0 set_freeze(prev_pc, instrAddr) and
229
         t ##0 CONTROL_STATE == c_IF and
231
         t ##0 instrIn[15:12] == c_JUMP
232
         implies
234
235
         t ##1 CONTROL_STATE == c_ID and
236
         t ##2 CONTROL_STATE == c_IF and
237
         t ##2 instrAddr == prev_pc + offset + 16'd2;
238
     endproperty
239
                  Listing 23: The implementation of the property p_jump.
     property p_branch;
241
         logic [15:0] offset;
242
         logic [15:0] new_pc;
243
         logic [2:0] rs1;
244
         logic [7:0] contents_rs1;
245
246
         t ##0 set_freeze(rs1, instrIn[11:9]) and
         t ##0 set_freeze(contents_rs1, (rs1==3'b000)? (8'b00000000) : (REG_FILE[rs1])) and
         t ##0 set_freeze(offset, {{7{instrIn[8]}}, instrIn[8:0]}) and
249
         t ##0 set_freeze(new_pc, (contents_rs1==8'b00000000)? (instrAddr + offset + 16'd2) : (instrAddr + 16'd2)) and
250
         t ##0 CONTROL_STATE == c_IF and
252
         t ##0 instrIn[15:12] == c_BRANCH
253
         implies
255
256
257
         t ##1 CONTROL_STATE == c_ID and
258
         t ##2 CONTROL_STATE == c_IF and
```

Listing 24: The implementation of the property p_branch.

t ##2 instrAddr == new_pc;

259 260

 ${\tt endproperty}$